Asic Power Systems Architect Jobs in Bengaluru

902 Jobs Found

FA

Backend Engineer

Falconx

Fresher | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Job Title: Backend Engineer Location: Bangalore Team: Market Making Team Employment Type: Full-Time About FalconX At FalconX, we re on a mission to revolutionize institutional access to the crypto markets. We combine the best of traditional finance with the cutting-edge technology of the digital asset space, solving the industry's toughest challenges. Our platform provides comprehensive solutions for digital asset strategies, empowering clients to navigate the rapidly evolving cryptocurrency landscape with confidence and precision. Our team is composed of operators, investors, and builders committed to shaping the future of crypto assets. By leveraging speed, transparency, and trust, we re helping to make crypto a viable and successful asset class for financial institutions worldwide. The Team Role The Quant Team at FalconX is divided into three verticals: Services: Focuses on complex pricing and risk management methodologies, building execution strategies for our OTC desks. Options Market Making: A team dedicated to market-making derivatives, managing both service-driven and profit-driven strategies. D1 Team: Quantitative traders providing market-making services, with discretionary risk ownership for linear products. As a Backend Engineer on the Market Making Team, you ll play a pivotal role in developing and enhancing backend infrastructure, contributing to the systems that power FalconX s trading strategies, risk management, and product development. What You ll Do Develop & Enhance Backend Infrastructure: Collaborate closely with the Market Making team to build scalable and robust backend systems that support complex pricing and risk management for new crypto products. Model Development: Contribute to the development of core models that support the three verticals of the team, providing crucial tools for the business. Cross-Functional Collaboration: Work with teams across design, product management, traders, quants, and trade operations to deliver user-friendly and high-performance applications. Solve Complex Technical Problems: Tackle high-impact technical challenges, working on innovative products such as correlation exotics, missing data volatility pricing, and more. Drive Product Innovation: Get involved in the most advanced products within the crypto space, with a focus on market-making solutions for institutional clients. Qualifications: Advanced Degree in Computer Science, Mathematics, or a related field. Proficiency in Python and familiarity with low-level languages (C, C++, Go, etc.). Experience with basic UI frameworks is a plus. Familiarity with distributed systems and large-scale infrastructure. Knowledge of derivative products and risk management frameworks. Strong understanding of data structures, algorithms, and design patterns. Problem-solving skills with a detail-oriented approach. Strong communication skills and a collaborative mindset to work efficiently across teams. Ability to thrive in a fast-paced, agile development environment. Bonus Criteria: Experience working with exotic financial products. Experience with risk management in trading environments. Familiarity with numerical methods and optimization techniques. Experience with React for frontend or UI integration. Innovation at the Cutting Edge: Work on the forefront of cryptocurrency market-making, helping shape the future of institutional crypto trading. Collaborative Environment: Join a dynamic and cross-functional team with the opportunity to work alongside some of the most talented professionals in the fintech and crypto space. Fast-Paced Growth: FalconX is an early-stage startup with a high-growth trajectory, offering a unique opportunity to drive impactful solutions in the rapidly evolving crypto industry. Competitive Compensation: We offer a competitive salary and benefits package, with the potential for equity participation in a high-growth company. Revolutionize Crypto Trading: Be part of a company that is redefining the way financial institutions interact with the crypto market. Exposure to Cutting-Edge Tech: Work with the latest technologies in a fast-paced, evolving environment. Empower Institutional Clients: Help some of the largest financial institutions around the world navigate the complexities of the crypto asset space. If you're ready to take on the challenge of building the future of crypto trading infrastructure, we want to hear from you!

Backend Engineer Backend Engineer Full-Time Backend Development
CO

Distinguished Engineer - Machine Learning Engineering

Capital One

5+ Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Distinguished Engineer Machine Learning Engineering Location: Bangalore Company: Capital One India About Us At Capital One India, we re redefining how technology powers financial services. Our teams work in a fast-paced, intellectually rigorous environment to tackle complex business challenges at scale. By harnessing the power of advanced analytics, data science, and machine learning, we create innovative, patentable solutions that transform customer experiences and drive the business forward. Team Overview: Machine Learning Experience (MLX) The MLX team leads Capital One s mission to build scalable, well-managed ML systems and platforms. We empower teams across the enterprise to develop, govern, and deploy machine learning models efficiently, securely, and at scale. From automated model governance to observability platforms, MLX enables end-to-end ML lifecycle management laying the foundation for AI-driven innovation across the organization. Role Overview We re looking for a Distinguished Engineer Machine Learning Engineering to join our MLX team. In this high-impact role, you'll architect and implement the platforms and tools that support model observability, automated governance, and ML model deployment at scale. This is an opportunity to drive enterprise-wide innovation and shape how ML is integrated into Capital One s core business systems. What You ll Do Design and build systems that capture and analyze large-scale model and feature metadata, including training metrics and runtime performance, to power model observability and governance automation. Partner with cross-functional teams including product managers, designers, and platform engineers to create scalable solutions that accelerate ML model lifecycle management. Lead efforts to enable automated governance decisions for ML models, ensuring compliance, auditability, and operational integrity. Architect and implement high-performance data pipelines that feed ML models with real-time and batch data. Contribute to the design and implementation of cloud-native ML systems using tools such as AWS, Kubernetes, and Terraform. Write clean, scalable, production-grade code in languages like Python, Go, or Java. Implement CI/CD pipelines, testing frameworks, and monitoring systems for ML applications. Drive the adoption of best practices in ML Ops, observability, and platform resilience. Basic Qualifications Master s Degree in Computer Science or related field. 15+ years of experience in software engineering or solution architecture. 10+ years building data-intensive, distributed computing systems. 10+ years programming in Python, Go, or Java. 8+ years of hands-on experience with industry-leading ML frameworks (e.g., Scikit-learn, TensorFlow, PyTorch, Dask, Spark). Preferred Qualifications PhD or Master's in Computer Science, Electrical Engineering, Mathematics, or related field. 5+ years of experience building, scaling, and optimizing production ML systems. Deep expertise in data preparation, feature engineering, and ML pipeline optimization. 10+ years writing performant, maintainable, and resilient production code. Strong experience deploying ML solutions on public cloud platforms (AWS, Azure, GCP). Expertise in distributed systems, file systems, or multi-node databases. Open-source contributor to ML tools or libraries. Published work in ML (papers, patents, blogs, etc.). 5+ years of experience in ML Ops (using MLflow, TFX, Kubeflow, etc.). Experience with LLMs and Generative AI applications (open-source or commercial models). Proven experience designing production-ready observability platforms for ML applications. Be at the forefront of building scalable, secure, and enterprise-grade ML platforms. Shape the future of AI and ML adoption in a top-tier financial institution. Collaborate with world-class engineers and data scientists. Solve real-world problems with high business impact. Thrive in a diverse, inclusive, and innovation-focused culture. Qualification : PhD or Master's in Computer Science, Electrical Engineering, Mathematics, or related field

Engineer Distinguished engineer Machine Machine engineer Learning
CO

Senior Manager- Fullstack Engineering

Capital One

8+ Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Senior Manager Full Stack Engineering Location: Bangalore Company: Capital One India About Capital One India At Capital One India, we blend the agility of a startup with the scale of a Fortune 100 company. Our technology teams drive transformation across banking by building next-generation financial products that are secure, user-centric, and powered by cutting-edge engineering practices. We are makers, breakers, doers, and thinkers working together to reinvent consumer finance through technology, modern design, and data science. As a company that builds its own software and platforms, we re constantly innovating to help over 65 million customers bank better. About the Role As a Senior Manager Full Stack Engineering, you ll lead multiple teams building highly available, scalable, and secure platforms and applications. You ll be at the forefront of technical design, architecture, and implementation, helping your teams deliver impactful solutions across web, mobile, backend services, and cloud infrastructure. This is a hands-on leadership role ideal for an experienced engineering leader who still loves to write code, mentor engineers, and contribute directly to architecture and product evolution. What You ll Do Lead full-stack engineering teams delivering cross-functional, multi-platform applications using modern cloud and open-source technologies. Own end-to-end technical design, architecture decisions, and delivery strategy for critical systems. Partner with architects, product managers, and cross-functional leaders to understand requirements, prioritize needs, and develop scalable solutions. Guide and mentor engineers, driving technical excellence, performance, and career growth across teams. Drive Agile delivery, ensuring projects meet timelines and quality standards while promoting DevOps best practices. Champion and enforce best practices in secure coding, architecture, compliance, and accessibility. Collaborate with internal and external stakeholders to align technology vision with business goals. Manage full software development lifecycle: planning, estimation, implementation, deployment, and support. Foster a culture of engineering excellence, continuous learning, and experimentation. Basic Qualifications Bachelor s Degree in Computer Science, Engineering, or a related field 8+ years of experience in software development, with a focus on full-stack systems 5+ years of experience managing software development teams through full release cycles Proven track record of leading Agile teams and delivering high-impact technology projects 5+ years of people management experience, including mentoring and team scaling Preferred Qualifications Master s Degree in Computer Science, Engineering, or Business 10+ years of software engineering experience in large-scale, distributed systems 6+ years of experience applying Agile methodologies (Scrum, Kanban, SAFe) Hands-on experience with some or all of the following: Languages: Java, Python, Go, JavaScript, Node.js Frontend: React, AngularJS, HTML5, CSS Cloud: AWS, Azure, GCP (AWS preferred) DevOps: CI/CD, Docker, Kubernetes, Terraform Databases: NoSQL (MongoDB, Cassandra), SQL, Redshift, Snowflake Strong understanding of accessibility standards and building inclusive digital products Experience with Big Data, event-driven architectures, and RESTful APIs Passion for mentoring, technical excellence, and building diverse, high-performing teams Join a team that's redefining how software powers banking Build next-gen cloud-native applications from scratch Work on meaningful problems with direct customer impact Thrive in a collaborative, transparent, and inclusive culture Access top-tier learning opportunities, technical conferences, and internal mentorship Qualification : Masters Degree in Computer Science, Engineering, or Business

Senior Manager Senior manager Fullstack Engineering
CT

Lead Design Engineer

Coreel Technologies

5-9 Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Position: Lead Design Engineer Location: Bangalore Education: B.E./B.Tech. in Computer Science or Electronics & Communication M.E./M.Tech. in Computer Science or Electronics & Communication Experience: 5 to 9 years Job Overview We are looking for a skilled and motivated Lead Design Engineer to join our embedded systems team in Bangalore. In this role, you will take ownership of designing and developing high-performance device drivers and embedded Linux applications for ARM and/or TI DSP platforms. You will play a critical role in end-to-end development from architecture and coding to testing and debugging while also supporting customer requirements and contributing to technical discussions. This role requires strong expertise in embedded Linux development, device drivers, and excellent problem-solving abilities. Key Responsibilities Design, develop, and optimize device drivers and protocol stacks for embedded Linux on ARM and/or TI DSPs. Perform kernel-level development, debugging, and performance tuning. Analyze and resolve issues reported in existing designs; provide timely support and fixes. Work on application and middleware development for embedded systems. Participate in architecture discussions, define module-level details, and write clean, efficient code. Conduct peer reviews and follow best practices in design, coding, and testing. Develop and maintain comprehensive design documents, user manuals, and test reports. Perform performance and dependency analysis of embedded components. Engage with customers in discussions, conference calls, and technical clarifications. Collaborate with technical leads and team members to ensure timely project delivery. Required Skills & Experience Strong hands-on experience in device driver development for embedded Linux on ARM and/or TI DSPs. Successfully delivered at least two embedded projects involving driver or kernel development. Solid understanding of operating system concepts, C/C++, data structures, and multithreading. Experience with Linux framework development, preferably on TI DSPs. Proficient in debugging and performance optimization in embedded environments. Knowledge of IPC mechanisms, task/thread management, and handling deadlocks. Experience working in a collaborative environment with code reviews and version control. Preferred (Nice-to-Have) Skills Familiarity with audio-video streaming technologies and codecs such as MPEG2/H.264. Understanding of high-speed interfaces like PCIe with DMA. Basic knowledge of networking protocols, especially TCP/IP stack. Soft Skills & Attributes Strong analytical and debugging skills Effective communicator, capable of working with cross-functional teams and clients Self-driven with a proactive mindset Strong organizational and documentation skills Ability to handle multiple priorities and deliver under tight deadlines Opportunity to work on cutting-edge embedded systems and real-time applications Collaborative and technically rich work environment Competitive compensation package Continuous learning and growth opportunities Exposure to high-performance embedded development in mission-critical domains Qualification : M.E./M.Tech. in Computer Science or Electronics & Communication

Lead Design Lead design Design lead Engineer
GL

Machine Learning Engineer III

Glance

5+ Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Job Title: Machine Learning Engineer III Location: Bangalore, India Company: Glance An InMobi Group Company About Glance Founded in 2019, Glance is a cutting-edge consumer technology company operating innovative digital platforms including Glance, Roposo, and Nostra. Our flagship Glance Lock Screen reaches over 450 million smartphones worldwide, delivering personalized, context-driven content without requiring app downloads. Roposo redefines live streaming experiences with creator-led interactive content, and Nostra stands as the largest gaming platform in India and Southeast Asia, offering immersive gaming and social engagement. Headquartered in Singapore, Glance is an unconsolidated subsidiary of InMobi Group. At Glance, we believe in empowering you to dream big, innovate boldly, and own your impact from day one. Collaborate with talented peers on mission-critical projects leveraging bleeding-edge technology to disrupt consumer experiences. Enjoy perks including daily meals, gym access, training sessions, state-of-the-art tech tools, and a family-friendly workspace where your kids and pets are always welcome. Role Overview We are seeking a skilled Machine Learning Engineer III passionate about designing, developing, deploying, and scaling high-impact ML solutions. You will partner closely with data scientists, engineers, and product teams to build end-to-end ML systems, microservices, and APIs that power AI-driven products on Glance s platforms. Key Responsibilities Architect and implement scalable ML solutions to accelerate experimentation, model building, and deployment. Develop microservices and APIs for serving machine learning models and services efficiently. Design, prototype, and build new ML/AI products and proof-of-concepts in collaboration with cross-functional teams. Explore and adopt new platforms, algorithms, and technologies to enhance ML capabilities. Manage project priorities, deadlines, and deliverables while maintaining transparent communication across teams. Take ownership of end-to-end ML engineering lifecycle from research collaboration to production deployment. Preferred Qualifications 5+ years of professional experience as a Machine Learning Engineer with a proven track record of delivering impactful ML solutions. Bachelor s, Master s, or PhD degree in Computer Science, Mathematics, Statistics, or related analytical fields. Deep theoretical and practical knowledge of recommender systems, computer vision (CNNs), GPU optimization, and generative AI models. Proficiency in Python, Golang, Spark, and familiarity with popular data science and ML libraries. Strong background in advanced mathematics, statistics, and algorithmic problem solving. Excellent technical documentation skills and demonstrated leadership in driving cross-functional projects. Experience working in data science or research-oriented roles with a passion for solving complex challenges. Join Glance and contribute to building next-generation AI-driven consumer experiences. Apply now to be part of a visionary tech team in Bangalore! Qualification : Bachelors, Masters, or PhD degree in Computer Science, Mathematics, Statistics, or related analytical fields.

Machine Learning Machine Learning Engineer Machine engineer
SA

Backend Engineer - Rag & Ml Specialisation

Sarvam

Fresher | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Backend Engineer - RAG & ML Specialization Location: Bengaluru, Karnataka, India (On-Site) Department: Engineering Employment Type: Full-Time About Sarvam.ai Sarvam.ai is a cutting-edge generative AI startup based in Bengaluru, India, on a mission to make AI accessible and impactful for Bharat. We develop high-performance, cost-effective AI agents tailored to the Indian market, empowering enterprises to unlock new opportunities and create meaningful customer connections. Join us as we reshape AI for India and beyond. Role Overview As a Backend Engineer specializing in RAG (Retrieval-Augmented Generation) systems and Machine Learning (ML) applications, you'll be building scalable backend systems that power AI-driven services. Your work will be critical in developing high-performance platforms for voice and generative AI applications, ensuring secure, scalable, and seamless AI model deployments. Key Responsibilities Backend Development: Design, develop, and maintain scalable, efficient backend applications and RESTful APIs using Python and FastAPI. RAG System Implementation: Build and optimize Retrieval-Augmented Generation (RAG) systems for AI applications, focusing on enhancing AI-driven search and retrieval capabilities. Data Pipeline Management: Develop and manage data pipelines and workflows for integrating AI and ML models into production systems. Code Quality: Ensure adherence to coding best practices, including writing modular code, implementing unit tests, and conducting code reviews. Cross-functional Collaboration: Work closely with AI/ML engineers, data scientists, and other teams to integrate machine learning models into backend systems. Database Optimization: Optimize database queries and efficiently manage both structured and unstructured data. CI/CD Practices: Continuously integrate and deploy code, using version control systems like Git and CI/CD pipelines. System Architecture: Contribute to architectural discussions and improvements, focusing on scalability and performance optimization. Must-Have Skills & Qualifications Educational Background: Bachelor's degree in Computer Science, Engineering, or a related technical field. Programming Skills: Strong proficiency in Python, with a solid understanding of programming fundamentals. Web Frameworks: Experience building backend services using FastAPI, Flask, or Django. Database Knowledge: Familiarity with SQL operations and NoSQL databases for efficient data management. AI & ML Exposure: Hands-on experience with Machine Learning and Deep Learning techniques, and understanding of AI model deployment in production environments. RAG Systems Experience: Prior exposure to Retrieval-Augmented Generation (RAG) architectures, with experience building AI-driven search systems. Version Control: Proficiency with Git and understanding of version control workflows. Problem Solving: Strong analytical and debugging skills to address complex technical challenges. Soft Skills: Excellent communication, collaboration, and problem-solving abilities. Good to Have (Preferred Experience) Backend Projects: Demonstrated experience working on backend applications using Python frameworks (FastAPI, Flask, Django) through academic or personal projects. Cloud Knowledge: Basic understanding of cloud platforms and services such as AWS, GCP, or Azure. DevOps & Containers: Exposure to Linux/Unix environments and containerization concepts (Docker, Kubernetes). CI/CD: Experience setting up CI/CD pipelines for automated testing and deployment. Open Source Contributions: Contributions to open-source projects or a strong GitHub profile showcasing backend development expertise. Impactful Work: Work on groundbreaking generative AI applications that are transforming the future of technology in India. Collaborative Environment: Join a high-performing team of AI experts and engineers, driving innovation and delivering real-world solutions. Growth Opportunities: Be a key player in a fast-growing AI startup, with the opportunity to grow alongside the company. Cutting-edge Technologies: Leverage the latest in AI, Machine Learning, and Cloud Technologies to build state-of-the-art systems. Qualification : Bachelor's degree in Computer Science, Engineering, or a related technical field.

Backend Engineer Backend Engineer RAG Ml engineer
QU

Soc Architect - Sr Staff/pe

Qualcomm

5+ Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. Experience in micro architecture and requirements/implementation for automotive designs (focused on functional safety) and their Safety Analysis work products like concept FMEDA, DFA, DFMEA, FTA, FMEDA, etc. including FuSa compliant IP development and third-party IP compliance/deliverables/DIA. Responsibilities shall include the following: Developing a system level safety concepts and requirements for ADAS and IVI use cases with customer implementations in mind and to integrate Qualcomm s hardware in leading Automotive OEM and Tier 1 safety critical systems. Work in collaboration with 3rd party, Customer, and Automotive Stack suppliers, Hardware component suppliers (PMIC, DRAM, Sensor, etc) to ensure all aligned customer system level requirements are met Work with IP and SoC teams on the implementation of Technical Safety Concepts (TSCs) on Qualcomm s Snapdragon automotive hardware. Work with various technology teams on architectural features that would enable targeted safety levels (ASIL B to ASIL D, depending upon the technology team and system level requirements) to meet customer targets Conducting safety analyses, both quantitative and qualitative, fault campaigns on automotive hardware designs and identify areas of improvement. Responsibilities will include leading functional safety related activities for SoC development and ensure ISO 26262 compliance with respect to SoC architecture, development processes and work products. Work closely with SoC Design and IP teams, Software team, Quality teams, the functional safety manager(s) as well as customers to ensure the functional safety process is executed and documented. Working with vendors and partners to ensure functional safety requirements are fulfilled by the components that they provide Work with internal and external functional safety assessors to ensure compliance with ISO 26262 Create functional safety collateral for customers viz. Functional Safety Manual, Safety Analyses Reports, dedicated application notes etc. Supporting customer assessments of our safety features and recommending HW and SW based solutions that meet overall system targets. Working closely with customers and supporting them on various functional safety related aspects Minimum Qualifications Bachelor s degree in engineering, Information Systems, Computer Science, or related field. 8+ years Systems Engineering, SoC Integration, Verification, or related work experience. Collaborative work experience with good communication skills involving customers, vendors, and internal development teams. Structured problem-solving capability and ability to work with teams on root cause analyses. Preferred Qualifications 5+ years Automotive experience and familiarity with Safety work products, experience with Functional Safety Hardware and/or Software development in semiconductor industry meeting IS0 26262/ IEC 61508 standards. Prior automotive experience in ADAS and self-driving systems preferred. System level Functional safety analysis experience on Hardware/Software components integration preferred SoC/IP integration or verification with good understanding of SoC Architecture and IP design experience preferred Requirements Management Tools and establishing traceability for functional safety requirements e.g. DOORS, etc. Familiarity with Failure Modes and Effect Analysis (FMEA) and Fault Tree Analysis (FTA) is required experience using tools to perform FMEA, FTA preferred Familiarity with hardware failure rate calculation (FMEDA) experience using Siemens 29500 and/or IEC 62380 preferred Relevant Safety Certification is desired e.g. CFSE, CFSP Qualification : Bachelors degree in engineering, Information Systems, Computer Science, or related field.

Soc Architect Soc architect Sr Sr Architect
AL

Senior Design Engineer

Arm Limited

5-8 Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Senior Memory Design Engineer Company Arm Location Noida, India Job Description This opening is for a Senior Memory Design Engineer in our PHYSICAL IP MEMORY group in Noida. We work on innovative memory architectures in leading-edge technology nodes to enable the best Arm Systems across all markets. As a memory design professional, this position is a rare opportunity to work with our successful circuits, characterization, and layout team, and gain a deep understanding of memory usage in SoCs based on Arm cores. You will discover a wide variety of circuit innovations while working on different types of memories in cutting-edge process technologies. Responsibilities In this role, you will be working in the following areas: Work on memory architecture development in the latest technologies. Transistor-level full-custom design and collaboration with the physical design team for layout realization. Develop new design features and perform circuit/layout optimizations to meet Performance, Power, and Area targets. Lead memory design verification and characterization activities. Ensure high-performance memory designs with the lowest possible power, as needed for Arm CPUs, GPUs, and SOCs. Required Skills and Experience 5-8 years of proven experience in memory design. Strong interest and command of basic electronics (Diodes, RC Circuits, CMOS, etc.). Solid understanding of digital electronics fundamentals (Flip-Flops, Latches, Decoders, Multiplexers). Understanding of setup and hold time concepts. In-depth knowledge of memory fundamentals, especially single-port SRAM: Circuit design (Bitcell, WL decoder, Sense Amp, Self-time, Assist, Low power features, DFT features). Good understanding of technology trade-offs in deep sub-micron technologies. Self-motivated, hardworking, and positive outlook. Strong organizational skills with attention to detail. Nice-to-Have Skills and Experience Understanding of advanced process technology nodes and memory product layout implementation. Experience with shell scripting, machine learning (ML), and automation. Knowledge of statistical simulations (e.g., Monte Carlo). What Arm Offers Arm is committed to global talent acquisition and offers an attractive relocation package. With offices worldwide, Arm is a diverse organization of dedicated, creative, and hardworking engineers. By fostering a dynamic, inclusive, and meritocratic workplace where everyone can grow and succeed, we encourage our people to make exceptional contributions to Arm's success in the global marketplace. Accommodations at Arm If you need support or an accommodation to Be Your Brilliant Self during the recruitment process, please email [email protected]. By sending the requested information, you consent to its use by Arm to arrange appropriate accommodations. All accommodation requests will be treated with confidentiality, and information will only be disclosed as necessary to provide the accommodation. Examples of support include breaks between interviews, having documents read aloud, or office accessibility. Hybrid Working at Arm Arm s hybrid working approach is designed to create an environment that supports both high performance and personal wellbeing. We believe in bringing people together face-to-face to enable faster work while recognizing the value of flexibility. Hybrid working patterns depend on team and role requirements, which will be discussed upon application. Some flexibility might be limited by legal, regulatory, tax, or other considerations. Equal Opportunities at Arm Arm is an equal opportunity employer, committed to fostering an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals and do not discriminate based on race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or protected veteran status.

Senior Design Senior design Engineer Senior engineer
AL

Senior Emulation Engineer

Arm Limited

8+ Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Senior Emulation Engineer Company Arm Location Bengaluru, India Job Overview Arm s Central Emulation team is excited to welcome experienced Emulation experts to join the team in Bengaluru. You will collaborate with design and verification engineers across the UK, US, India, and France to support advanced Compute Subsystems and SoC projects. Arm is building a team to develop exceptional silicon demonstrators based on Arm s IP compute sub-system solutions, targeting premium mobile, infrastructure, and automotive markets. Using the latest technology nodes (e.g., 3nm) and new 3D packaging innovations, Arm s goal is to demonstrate industry-leading performance by architecting, designing, implementing, and fabricating cutting-edge silicon test chips. This initiative brings together innovative talent and expertise from across the semiconductor industry to shape the next generation of compute on Arm devices. Responsibilities Collaborate with end users to understand system use cases and guide validation efforts. Ensure tight integration between hardware qualification and final application use models. Work in an exciting emulation environment using hybrid and virtual solutions, integrating industry-standard high/low-speed IO IPs into subsystems and SoCs. Engage from early architecture and design phases to pre-silicon validation and post-silicon validation on emulation platforms. Drive pre-silicon emulation across all SoC teams. Ensure design quality and debuggability by collaborating closely with the design team. Support architecture, verification, system validation, performance, power, and DFT teams with insights from performance and power characterization. Develop comprehensive pre and post-silicon test plans in collaboration with verification teams. Develop tests, create bare-metal drivers for industry-standard IO IPs, and build frameworks to enable scalable testing across multiple ASIC projects. Required Skills and Experience Bachelor s degree (BE/BTech) in Electronics Engineering. 8+ years of experience in Pre-Silicon Validation and Emulation/FPGA-based platforms. Experience developing C/C++/SystemC tests for HDL-HVL co-emulation platforms. Proficiency in IO bus protocols such as I2C, SPI, USB, and/or PCIe. Experience with SoC debugging tools such as JTAG and Trace32. Nice-to-Have Skills and Experience Knowledge of ASIC design and prototyping flows. Experience with SystemC/C/C++ and UVM/SystemVerilog (SV) verification languages. Familiarity with domains such as PCIe, Flash, Memory, CPU, GPU, and DRAM. Hands-on experience with emulation toolchains such as Zebu, Veloce, or Palladium. What Arm Offers Arm is committed to global talent acquisition, offering an attractive relocation package. With offices worldwide, Arm is a diverse organization of dedicated, creative, and hardworking engineers. By fostering a dynamic, inclusive, meritocratic, and open workplace where everyone can thrive, Arm encourages its people to make exceptional contributions to its global success. #LI-KR2 Qualification : Bachelors degree (BE/BTech) in Electronics Engineering.

Senior Emulation Engineer Senior engineer Emulation engineer
BY

Senior Software Engineer - Performance Engineering

Blue Yonder

4-9 Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Job Title: Performance Engineer (Full Stack) Location: Pune, India Company: Blue Yonder Experience: 4 to 9 years Education: Bachelor s Degree in Computer Science, Engineering, or a related field About Blue Yonder Blue Yonder is a leading AI-driven Global Supply Chain Solutions provider, recognized by Glassdoor as one of the Best Places to Work. We design innovative solutions that power intelligent supply chains and transform global commerce. We are seeking a talented and experienced Performance Engineer with expertise in Java, Spring Boot, React, and open-source technologies. If you have a passion for clean code, automation, and performance engineering, we want you on our team. Scope of the Role You will play a critical role in the engineering team, working hands-on to design, develop, test, and optimize performance for Java-based applications deployed both on-premises and on-cloud. This role involves close collaboration with developers, testers, and stakeholders to ensure performance requirements are met and bottlenecks are eliminated. Key Responsibilities Develop quality software according to clean code principles and Blue Yonder standards. Write effective performance test cases and develop automation utilities for performance testing. Collaborate on the design and development of skeleton/stub components for successful integration testing. Analyze performance test results, report defects, and document findings through comprehensive performance test reports. Participate in design reviews, ensuring performance considerations are built into application architecture. Mentor junior team members in performance testing best practices. Gather and validate Non-Functional Requirements (NFRs) from customers and stakeholders. Proactively participate in project status meetings and offer performance-related insights. Technical Environment Performance Testing Tools: JMeter (expertise required) Programming: Java, Data Structures, Shell Scripting Operating System: Linux (Ubuntu preferred) Monitoring Tools: Telegraph, InfluxDB, Grafana Diagnostics: Thread dump analysis, GC log analysis, Heap dump analysis Architecture: Microservices, REST APIs, Reactive Applications Cloud: Azure (or equivalent cloud platforms) Must-Have Skills 4-9 years of experience as a Performance Tester/Engineer on Java-based applications. Expertise in JMeter for performance test automation. Strong understanding of performance metrics for certifying Java applications. Deep knowledge of Linux performance commands and shell scripting. Experience with application monitoring tools like Telegraph, InfluxDB, Grafana. Strong analytical and problem-solving skills with a proactive, self-motivated work style. Excellent communication skills (both written and verbal). Good to Have Skills Hands-on development experience with Java and Data Structures. Familiarity with SQL and databases. Experience with application servers such as Tomcat or Netty. Knowledge of REST API design and testing. Exposure to Azure or other cloud platforms. Experience with distributed tracing (Zipkin, etc.). Hands-on with data analysis tools like Python/R and Kafka. Experience with Glowroot and Flame Graphs for diagnostics. Familiarity with Hazelcast, Redis, or other IMDG (In-Memory Data Grid) solutions. Understanding of E-commerce and Retail domain is a plus. Hands-on experience with Cassandra or other NoSQL databases. Basic understanding of Kubernetes architecture and administration. Collaborate with a global team working on cutting-edge supply chain solutions. Be part of an inclusive, innovative, and diverse workplace. Work on modern technologies and drive impactful performance optimizations. Opportunities to learn, grow, and mentor others in your area of expertise. Diversity, Inclusion, Value & Equity (DIVE) At Blue Yonder, we foster an inclusive environment where everyone belongs. We encourage applicants from all backgrounds to apply and contribute to our diverse community. All qualified applicants will receive consideration for employment regardless of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or protected veteran status. Qualification : Bachelors Degree in Computer Science, Engineering, or a related field

Senior Software Senior software Engineer Senior engineer
IC

Cpu Design Engineering Intern

Intel Corporation

Fresher | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Job Title: CPU/Core Design Engineer (Intern) Job Description: Join Intel s Core and Client Development Group (C2DG) and contribute to the development of leading-edge CPU and Core technologies. In this role, you will be involved in CPU/Core design activities across various domains, supporting Intel s ongoing and next-generation Core CPUs. Key Responsibilities: Contribute to CPU/Core logic design for Intel s high-performance processors. Support pre-silicon verification, system validation, and firmware development. Assist in physical design, layout, and DFT (Design for Testability) engineering. Work with cross-functional teams to ensure high-quality and efficient CPU designs. Utilize industry-standard tools and methodologies for design and validation processes. Qualifications & Requirements: Educational Qualifications: Currently pursuing a Postgraduate Degree (M.Tech or equivalent) from a reputed institute in: Microelectronics & VLSI Digital System Design Computer Architecture Preferred Skills: Logic Design and digital circuit design fundamentals. Pre-Silicon Verification using simulation and validation techniques. Physical Design & Layout methodologies for semiconductor products. DFT (Design for Testability) Engineering. System Validation for ensuring reliability and performance. Firmware development related to CPU architecture and microarchitecture. About the Core and Client Development Group (C2DG): The Core and Client Development Group (C2DG) is a global organization responsible for the development and integration of SoCs, Core processors, and critical IPs that power Intel s flagship products. C2DG drives the client roadmap for Intel s Client Computing Group (CCG), delivers server-first cores for Data Center Group (DCG), and invests in future disruptive technologies. Intel s Commitment to Diversity & Inclusion: Intel is an equal opportunity employer, ensuring fair consideration for all applicants regardless of race, color, religion, gender, sexual orientation, gender identity, national origin, disability, veteran status, or any other protected characteristic under local law. Intel offers a highly competitive total compensation package, including: Competitive pay, stock options, and performance-based bonuses. Comprehensive healthcare, retirement plans, and paid time off. Opportunities for professional development and career growth. Qualification : Currently pursuing a Postgraduate Degree (M.Tech or equivalent) from a reputed institute in:

CPU Design Cpu design Engineering Design Engineering
IC

System And Solutions Validation Engineer

Intel Corporation

10+ Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Job Description Intel is seeking an experienced Systems Engineer to drive the design, development, and integration of hardware, firmware, and software solutions for Xeon-based platforms. The role focuses on system architecture, performance optimization, and technical risk assessment while ensuring scalability, reliability, and security in system implementations. The ideal candidate will work on customer-centric solutions, influencing next-generation system design and conducting proof-of-concept experiments to validate new features and technologies. Key Responsibilities: System Architecture & Design: Define, develop, and optimize end-to-end solutions integrating software, firmware, board, and silicon/SoC components. Customer-Centric Solutions: Translate business opportunities into use cases, develop product specifications, and implement solutions based on customer needs and system limitations. Performance & Reliability Optimization: Conduct design analysis, assess technical risks, and optimize for security, scalability, and maintainability. Hardware Validation & Debug: Perform schematic reviews, layout verification, mechanical/thermal analysis, and electrical validation (including Signal Integrity (SI) analysis). System Integration: Ensure smooth hardware-software integration, identifying and resolving hardware issues at the component and system levels. Lab-Based Proof-of-Concept Testing: Conduct real-life environment simulations, prototype testing, and performance benchmarking. Documentation & Knowledge Sharing: Develop technical documents, customer presentations, and training materials to enhance internal and external knowledge sharing. Industry Research & Collaboration: Engage in academic and industry research, driving innovation beyond existing solutions. Qualifications & Experience: Educational Requirements: B.E/B.Tech in Electronics & Communication, Computer Science, or a related field. Minimum of 10 years of relevant industry experience. Technical Expertise: Experience in Xeon platform hardware design and validation. Strong knowledge of schematics, PCB layout, mechanical, and thermal analysis. Experience with electrical validation, signal integrity (SI), and power integrity (PI) analysis (desirable). Expertise in hardware issue validation, debugging, and system integration. Strong problem-solving and analytical skills for complex, multi-layered system architectures. Excellent technical documentation and presentation skills. About Intel Validation Engineering (iVE) Group: The Intel Validation Engineering (iVE) Group plays a pivotal role in Intel s technology leadership, validating, debugging, and optimizing Intel s cutting-edge designs. iVE ensures that Intel's next-generation products meet the highest quality standards, enabling Intel to deliver world-class technology platforms. Intel s Commitment to Diversity & Inclusion: Intel is an equal opportunity employer that values diversity and welcomes applications from all qualified candidates, regardless of gender, nationality, disability, or other protected status. Intel offers a top-tier compensation and benefits package, including: Competitive salary, stock options, and performance-based bonuses. Health, retirement, and vacation benefits. Access to cutting-edge technology and career growth opportunities. Qualification : B.E/B.Tech in Electronics & Communication, Computer Science, or a related field.

System Solutions System solutions Validation System Validation
AN

Senior R&d Engineer

Ansys

4-6 Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

About Ansys For over 50 years, Ansys has been at the forefront of innovation, enabling companies across industries to push boundaries through the predictive power of simulation. From sustainable transportation to life-saving medical devices, our solutions help bridge the gap between design and reality. At Ansys, we empower our employees to turn visionary ideas into reality. Join us and shape the future of simulation technology! Role Overview As a Senior R&D Engineer, you will join the SeaScape Research and Development team, working on cutting-edge semiconductor analysis software. You will contribute to the development of ANSYS RedHawk-SC, the industry s first EDA solution built on the SeaScape Elastic Compute Architecture, designed to handle massive datasets and distributed computing. This role requires strong C++ programming skills, problem-solving abilities, and a solid foundation in semiconductor design. Key Responsibilities Software Development & Optimization Design, develop, and optimize high-performance software for semiconductor analysis. Write efficient, scalable, maintainable, and robust code in C++. Implement unit, regression, and system-level tests to ensure high-quality code. Diagnose and fix complex software issues. Collaboration & Process Adherence Work closely with technical leads, engineers, and managers to refine and improve solutions. Learn and follow best practices in software engineering and semiconductor design. Communicate effectively within the team to ensure smooth collaboration. EDA & Semiconductor Analysis Develop expertise in IC Layout specification formats (Oasis, GDS). Work on parasitic extraction, gate/transistor-level design, and power analysis. Optimize EDA software for large-scale simulations and distributed computing. Required Qualifications & Skills Education & Experience: Bachelor s or Master s degree in Computer Science, Electrical/Electronics Engineering, or a related field. 4-6 years of experience in a product-based company. Technical Expertise: Proficiency in C++ for high-performance computing. Strong knowledge of data structures, algorithms, and debugging. Experience working with Linux operating systems. Basic understanding of IC layout specifications (Oasis, GDS). Familiarity with gate-level and transistor-level electronic design. Soft Skills: Ability to learn quickly and work in a fast-paced environment. Strong problem-solving skills and attention to detail. Excellent communication and teamwork skills. Preferred Qualifications (Nice to Have) EDA & Semiconductor Analysis: Experience with parasitic extraction for advanced semiconductor nodes. Knowledge of transistor-level simulation and gate-level power analysis. Familiarity with IC physical design and RTL optimization. High-Performance Computing & Distributed Processing: Experience with distributed processing, debugging, and optimization. Knowledge of AI/ML, GPU architectures, CUDA, and vectorization libraries (Google Highway). Experience with high-bandwidth networking (InfiniBand). Software Development & Automation: Experience in commercial software development, build automation, and testing. Work on Industry-Leading Technology Build next-gen EDA and semiconductor simulation software. Career Growth Be part of an innovative, research-driven environment. Collaborate & Innovate Work alongside industry experts in high-performance computing & semiconductor analysis. Inclusive & Diverse Culture We believe diverse thinking leads to better outcomes. At Ansys, we commit to excellence, integrity, and innovation Together, we power the future of simulation. Apply Now & Be a Part of Ansys' Innovation Journey!

Senior R R d Engineer Senior engineer
NV

Pcie Design Engineer

Nvidia

3+ Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

NVIDIA is seeking a passionate, highly motivated, and creative ASIC Design Engineer to design and implement PCI Express controllers for the world s leading SoCs and GPUs. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of exceptional people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. The GPU started out as an engine for simulating human imagination, conjuring up the amazing virtual worlds of video games and Hollywood films. Today, NVIDIA s GPU simulates human intelligence, running deep learning algorithms and acting as the brain of computers, robots, and self-driving cars that can perceive and understand the world. NVIDIA is increasingly known as the AI computing company. What you ll be doing: Own the micro-architecture and RTL development of design modules for PCI Express Controllers. Micro-architect features to meet performance, power and area requirements. Work with HW and system architects to define critical features. Help verification teams to verify the correctness of implemented features. Collaborate with timing, VLSI and Physical design teams to ensure design meets timing, interface requirements and is routable. Enable FPGA and software teams to prototype the design and ensure that software is tested. Work on post-silicon verification and debug. What we need to see: BS / MS or equivalent experience. 3+ years of design experience. Experience in micro-architecture and RTL design of complex units. Exposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, Verdi). Deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug. Expertise in Verilog. Ways to stand out from the crowd: Design experience in High Speed IO controllers like PCI Express. Good knowledge of PCI Express Protocol - Gen 3 and above. Good debugging and problem solving skills. Scripting knowledge (Python/Perl/shell). Good interpersonal skills and ability & desire to work as a teammate. NVIDIA is widely considered to be one of the technology world s most desirable employers. We have some of the most brilliant and talented people in the world working for us. If you are creative, autonomous and love a challenge, we want to hear from you. We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status. #LI-Hybrid Qualification : BS / MS or equivalent experience.

PCIe Design Engineer Design engineer Engineer design
NV

System Software Architect, Programmable Vision Accelerator

Nvidia

10+ Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

We are looking for a System Software Architect Programmable Vision Accelerator. As the market leader in deep learning and parallel computing, NVIDIA is seeking an expert system software architect to lead the design and implementation of firmware and driver stack for NVIDIA's Programmable Vision Accelerator (PVA) engine in the Tegra SoC platform. As a Software Architect, you will join a team of software engineers to create and evolve an essential part of the software stack responsible for scheduling and execution of highly optimized computer vision and machine learning kernels for specialized DSP hardware. You will use your design abilities, coding expertise, and creativity to help deliver innovative real-time firmware and kernel mode drivers for a low power, high performance computer vision accelerator engine. You will be architecting and developing new features and improvements to realize the groundbreaking potential of NVIDIA mobile systems, ranging from self-driving cars, intelligent video analytics and autonomous mobile robotics. You will need to demonstrate excellent technical leadership, communication, interpersonal, and analytical skills as well as a real passion for performance-oriented software engineering. If this sounds like a fun challenge, we want to hear from you! What you will be doing: Evolve and define software architecture for future NVIDIA's Programmable Vision Accelerator (PVA) chips and enhance the functionality of currently shipping products. Design and write custom embedded software for PVA engine to meet product and hardware requirements at the SoC level. Help defining forward-looking strategy and improvements to the PVA algorithms and system architecture. Review hardware specifications and map algorithms to the architecture. Participate in the bring-up of the new generation of the world's most advanced SoC. Collaborate closely with other teams and software/hardware architects across NVIDIA to support the architecture, design, creation, integration, and validation of PVA software under a common SoC umbrella. Provide technical support and guidance for internal and external customers. Mentor and guide technical development of the less experienced team members What we need to see: College degree (preferably PhD or MS) in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience 10+ years of working experience in embedded industry, including 5+ years in technical leadership role Deep understanding of SoC principles, general systems architectures, operating systems, device drivers, memory management, multithreading, and real-time scheduling. Deep understanding and working experience with embedded technologies including DSP, computer vision and image/signal processing. Excellent software development skills (C, C++) and outstanding problem-solving capabilities. Proven expertise in architecting embedded software and development of highly optimized code for DSP, SIMD and/or VLIW processors Experience with embedded Linux and/or QNX. Outstanding interpersonal skills with ability to work in a global and diverse team operating in a fast-paced environment. Good understanding of safety-critical software principles with experience in automotive or other highly regulated industries Ways to stand out from the crowd: Experience with ISO 26262 and IEC 61508 or equivalent quality/safety processes. Understanding of software safety and safety development processes is a major plus. Consistent record to effectively guide and influence in a technically strong dynamic environment. NVIDIA is widely considered to be one of the technology world s most desirable employers. We have some of the most forward-thinking people in the world working for us. If you're creative and autonomous, we want to hear from you. NVIDIA is leading the way in groundbreaking developments in Artificial Intelligence, High-Performance Computing and Visualization. The GPU, our invention, serves as the visual cortex of modern computers and is at the heart of our products and services. Our work opens up new universes to explore, enables amazing creativity and discovery, and powers what were once science fiction inventions from artificial intelligence to autonomous cars. NVIDIA is looking for great people like you to help us accelerate the next wave of artificial intelligence. Qualification : College degree (preferably PhD or MS) in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience

System Software Architect System Architect Software architect
NV

Senior Asic Power And Thermal Engineer

Nvidia

4+ Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

As one of the technology industry's most desirable employers, NVIDIA has been redefining accelerated computing, computer graphics and leading the Artificial Intelligence revolution. NVIDIA's innovation is fueled by its great technology and amazing people. We seek a Senior Power and Thermal Engineer to join our dynamic and fast-paced Silicon Solution Group. As part of the Silicon Solutions Team, we architect and deliver groundbreaking system solutions that integrate all aspects of the system from silicon design, software design to operations and final deployment in multiple market segments that NVIDIA serves. This position offers a unique opportunity to collaborate with multiple organizations in the company and grow your career in a high impact role. We need a passionate, hard-working, and creative individual to architect and productize next generation power and performance controllers. What You Will Be Doing: Responsible for architecting, developing, characterization of next generation power and thermal management features and solutions working with multi-functional teams across the company. Drive methodologies for deployment of features into products. Drive initiatives for power and thermal optimizations spanning across silicon, platform, software, manufacturing, and product systems; for products ranging from largescale datacenters to low-power client devices. Debug and architect solutions for issues seen by customers in the field across a wide range of industries. Influence next generation SW, chip, board, and platform design of products across SOC, GPU and CPUs in Laptops, Servers, and Datacenters Work alongside system architects, designers, chip and board designers, software/firmware engineers, HW/SW applications engineering, process/reliability authorities, ATE engineers, and silicon operations, in a fast-paced, high-energy, collaborative work environment to bring industry-defining products to market. What We Need to See: B. Tech or M. Tech in Electronics Engineering, Computer Science, or related field (or equivalent experience) 4+ years of experience in silicon bring-up, validation, and productization. Experience with power and thermal controllers and management. Expertise and deep understanding in the areas of silicon power, transistor/device physics, power modeling and measurement, active power management is a plus Proficiency in Python, Perl or C programming languages. Self-starter with strong skills in multi-tasking, influencing, communication, presentation, and consensus-building Enthusiastic, responsive, and keen on process improvement With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us and, due to unprecedented growth, our exclusive engineering teams are rapidly growing. If you're a creative and autonomous engineer with a real passion for technology, we want to hear from you. We are an equal-opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, sex, gender, gender expression, sexual orientation, age, marital status, veteran status, or disability status. Qualification : B. Tech or M. Tech in Electronics Engineering, Computer Science, or related field (or equivalent experience)

Senior ASIC Power Thermal Engineer
GC

Asic Power Management Architect

Google Careers

8+ Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

About the Job Join a diverse team that pushes boundaries by developing custom silicon solutions powering the future of Google's direct-to-consumer products. Contribute to the innovation behind products loved by millions worldwide and help shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Google's mission is to organize the world's information and make it universally accessible and useful. Our team blends the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies to make computing faster, seamless, and more powerful, ultimately improving people s lives through technology. Responsibilities Define ASIC power management architecture for an SoC, including image compute, CPU/GPU functions, ensuring maximum performance under power and thermal constraints. Prototype firmware and validate the next-generation SoC power management system at various design stages. Analyze implementation and models, and test the performance of power management solutions. Produce detailed documentation on the proposed power management implementation and conduct trade-off analyses for engineering reviews and product roadmap decisions. Collaborate with software teams and the power architecture team to build system-level designs and methods for optimized power management. Minimum Qualifications Bachelor s degree in Electrical Engineering or equivalent practical experience. 8 years of experience in power management or post-silicon measurements and validation. 3 years of experience with power management validation. Preferred Qualifications Master s degree or PhD in Electronics, Computer Engineering, or Computer Science, with an emphasis on computer architecture and performance/power analysis. Solid knowledge of Dynamic Voltage Frequency Scaling (DVFS), idle power management, and system mitigation strategies. Strong understanding of how software and architectural design decisions affect the power and thermal behavior of systems, including thermal mitigation, scheduling, and cross-layer policy design.

ASIC Power Management Power management Architect
QU

Multimedia Ip Performance Engineer

Qualcomm

Fresher | Not Disclosed | Bengaluru, Karnataka, India | Full-time

General Summary: Qualcomm is the industry leader in integrated chipsets that power advanced mobile devices. We are expanding our expertise in wireless technologies and advanced multimedia capabilities to continue delivering high-performance multimedia systems with low power consumption and competitive cost, while maintaining strong feature differentiation. Join Qualcomm India s Multimedia Systems Team and work at the cutting edge of performance modeling, system architecture, and evaluation of camera, video, and computer vision hardware IPs. This role offers the chance to collaborate on image signal processors (ISP), video codec hardware, and advanced algorithms for computer vision and image/video processing. Key Responsibilities: As part of the Systems and R&D team, your responsibilities may include the following: Design and maintain transaction-accurate/static models for multimedia IPs. Perform performance validation and debugging for pre- and post-silicon platforms. Conduct architecture analysis for system performance optimization. Define use-case flows for multimedia applications. Understand product features and assess their impact on system performance. Collaborate with the product marketing team to recommend feature support configurations for specific system setups. Minimum Qualifications: Bachelor s degree in Electrical Engineering, Computer Science, or a related field with 4+ years of relevant experience, or Master s degree with 3+ years of experience. Strong analytical and problem-solving skills with implementation experience. Solid understanding of SoC infrastructure (NoC, Memory Controller, DDR, QoS, MMU). Systems mindset with a focus on power and performance optimization. Experience in performance modeling/verification and debugging system performance issues. Proficiency in C, SystemC, and familiarity with UNIX/Win/Linux computing platforms. Preferred Qualifications: Background in system architecture, hardware IP micro-architecture, or embedded software/firmware. Experience in image/video signal processing. Knowledge of image sensor technology and codec standards. Educational Requirements: Required: Bachelor s degree in Computer Science or Electrical & Computer Engineering. Preferred: Master s degree in a related field. Qualification : Bachelors in Computer science or Electrica

Multimedia Performance Engineer Multimedia engineer Ip engineer
GC

Silicon Chip Lead

Google Careers

20+ Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Minimum qualifications: Bachelor s degree in Electrical Engineering, Computer Science, or equivalent practical experience. 20 years of experience with chip design flow, chip architecture, design methodologies, physical design, and verification processes. Experience in leading chip development projects. Experience in working with external ASIC vendors. Preferred qualifications: Master's degree or PhD in Engineering, or a related field. Experience with ASIC design methodologies for front quality checks (e.g., Lint, CDC/RDC, Synthesis, design for testing, ATPG/Memory BIST, UPF, and Low Power Optimization/Estimation). Knowledge of data centers and cloud markets, technological and business trends, requirements, and ecosystem partners. Ability to motivate and focus a large collaboration to reach challenging goals. Excellent communication and facilitation skills. About the job In this role, you ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You ll be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems. As a Chip Leader, you will be responsible for overseeing the design and development of AI accelerators for our data center. You will be responsible for leading the chip design, from architecture requirements up to tape-out. Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible. Responsibilities Own the chip development and execution. Accountable for Quality, Schedule and Performance, Power, Area (PPA), being the primary point of contact for day-to-day execution of chip development, planning and tracking. Coordinate the work of different disciplines, such as design, verification, and test, to ensure the chip meets all specifications and requirements. Collaborate with the leadership team of each chip project: Technical Program Manager, Design Verification lead, Physical Design lead, DFT lead, and architecture team, to make execution decisions and drive the development process. Resolve technical issues that arise during the chip development process. Ensure chip quality by implementing best practices and implementing quality control measures. Be responsible for project development with the highest quality, manage issues as they arise through design and implementation. Work with Software and Platform teams for hardware-software co-development. Qualification : Bachelors degree in Electrical Engineering, Computer Science, or equivalent practical experience.

Lead Tpu Google Cloud Cloud lead
CT

Asic Design Engineer

Cisco Technology Inc

7+ Years | Not Disclosed | Bengaluru, Karnataka, India | Full-time

Meet the Team Join the Cisco Silicon One team in shaping the future of networking with a unified silicon architecture designed for web-scale and service provider networks. Cisco s silicon team offers a unique experience for ASIC engineers by combining the extensive resources of a large, multi-geography organization with the dynamic startup culture and growth opportunities typically found in a smaller team. Enjoy the benefits of a large campus that includes on-site amenities such as a gym, healthcare, caf , social interest groups, and philanthropy initiatives, all while working in a collaborative and innovative environment. Your Impact Write detailed micro-architecture specifications and actively participate in design reviews. Implement Verilog RTL to meet stringent timing, performance, and power requirements. Contribute to full-chip integration and collaborate on timing methodology and analysis. Develop and analyze functional coverage to ensure quality and completeness. Help define, evolve, and support our design methodology to maintain high standards. Collaborate with the verification team to address design bugs and improve code coverage. Work closely with the physical design team to resolve design timing and place-and-route issues. Perform triage, debugging, and root cause analysis for simulation, software bring-up, and customer failures. Conduct diagnostic and post-silicon validation tests in the lab to ensure product readiness. Minimum Qualifications: Bachelor s or Master s degree in Electrical or Computer Engineering with 7+ years of experience in ASIC design. Expertise in Verilog or System Verilog programming. Experience with simulation, synthesis, static timing constraints, and related tools (e.g., VCS, DC, PrimeTime). Solid understanding of debugging and verification methodologies. Preferred Qualifications: Understanding of networking technologies and concepts. Scripting experience with Python, Perl, TCL, or shell programming. Familiarity with formal verification tools. Experience with emulation techniques. #WeAreCisco At Cisco, every individual brings their unique skills and perspectives together to pursue our mission of powering an inclusive future for all. Our employees' passion for connection drives our culture of diversity, learning, and growth. With a focus on unlocking potential, Cisconians often experience one company, many careers, where learning and development are encouraged and supported at every stage of their career. Our technology, tools, and culture pioneered hybrid work trends, allowing every individual to perform at their best and be their authentic self. One-third of Cisconians participate in our 30 employee resource organizations, called Inclusive Communities, which foster belonging, allyship, and social impact. Cisco also provides 80 hours of paid volunteer time off each year, and nearly 86% of employees take part in giving back to the causes they care about. At the heart of Cisco s success is our people, driving us to be the worldwide leader in technology that powers the internet. We are committed to helping our customers reimagine their applications, secure their enterprises, transform their infrastructures, and achieve their sustainability goals. Join us and be a part of a forward-thinking company dedicated to creating a more inclusive future for all. Qualification : Bachelors or Masters degree in Electrical or Computer Engineering with 7+ years of experience in ASIC design.

ASIC Design Asic design Engineer ASIC Engineer

1 - 20 of 0 jobs

* No exact matches found. Showing closest results instead
Sort by:

No results found

Modify search criteria or create an alert to get relevant jobs as soon as they’re posted

Create an alert

Continue to Save

Please login to your jobseeker account, or create a new one to save this job.

Feedback

Share Feedback