RTL TO Software Integration Jobs in Bengaluru

Position: Software/Embedded Developer Location: Bengaluru Employment Type: Full-Time Job Overview We are seeking a motivated and skilled Software/Embedded Developer to design, develop, and implement **embedded solutions** for our 3D printer systems. This role focuses on enhancing UI/UX interfaces, communication protocols, and hardware integration for embedded platforms. Key Responsibilities Embedded Development: Design and develop embedded applications using **Python and/or C++**. UI/UX: Build intuitive **UI/UX interfaces using Qt** for embedded platforms. Communication: Implement and maintain **web socket communication** for device connectivity. Functionality Enhancement: Develop and integrate **plugins** to enhance product functionality. Version Control: Use version control systems (**GitHub**) for code management and collaboration. Microcontroller Interfacing: Program and interface with **Raspberry Pi and Atmega-based microcontrollers**. Hardware Integration: Collaborate with hardware engineers to integrate software with 3D printer electronics. Testing & Optimization: Debug, test, and optimize embedded applications to ensure system reliability and performance. Code Quality: Participate in **code reviews** and provide feedback on system design and implementation. Required Qualifications & Skills Education: Bachelor s degree in Electronics, Computer Science, or a related field (**Freshers welcome**). Experience: Proven experience in embedded systems development. Core Programming: Proficiency in **Python and/or C++**. GUI Framework: Hands-on experience with **Qt framework** for GUI development. Design: Strong understanding of **UI/UX principles**. Technical Tools: Experience with **web sockets, plugin development, and version control systems (GitHub)**. Hardware Platforms: Practical knowledge of working with **Raspberry Pi and Atmega microcontrollers**. Domain Knowledge: Familiarity with **3D printing technology** is a strong advantage. Soft Skills: Excellent **problem-solving and debugging skills**; strong communication and teamwork abilities. Qualification : Bachelors degree in Electronics, Computer Science, or a related field

Job Title: Specialist Software Engineering Location: Bengaluru Type: Full-Time Level: Senior Engineer About BetaNXT BetaNXT is redefining connected wealth management infrastructure with next-gen, real-time data solutions that streamline operations, enhance advisor productivity, and elevate the investor experience. By combining the strength of our trusted platforms Beta, Maxit, and Mediant we deliver flexible, scalable solutions that anticipate the evolving needs of the wealth management industry. We help firms transform legacy systems into strategic assets, enabling enterprise scale, cost efficiency, and accelerated growth. About the Role We are looking for a Specialist Software Engineering to join our Product Engineering team. This is an exciting opportunity for an experienced and technically driven engineer passionate about enterprise integration, legacy modernization, and building mission-critical systems. You ll play a key role in developing complex software solutions, collaborating with architects and cross-functional teams, and helping shape the next generation of our platform. Key Responsibilities Lead the design, development, and enhancement of complex software components and systems. Collaborate with Solution Architects and other stakeholders to define scalable, efficient solutions. Develop and maintain both new features and legacy systems in alignment with business and technical requirements. Conduct unit and integration testing to ensure software quality and compliance. Perform code reviews, provide feedback, and mentor junior engineers. Contribute to architectural discussions, risk assessments, and solution planning. Participate in Agile planning, providing effort estimates and technical inputs. Maintain clear, detailed technical documentation to support future maintenance and development. Provide regular progress updates, and support production systems and on-call rotations when needed. Drive knowledge sharing and help build technical capability across the team. Qualifications & Experience Must-Have 7+ years of experience in Enterprise Application Integration and Mainframe Technologies. Deep expertise in COBOL, JCL, CICS, DB2, VSAM, including CICS Web Services and Transaction Server 3.1. Experience with integration technologies: IBM Integration Bus (IIB 10) IBM App Connect Enterprise (ACE 12) IBM MQ Series, IBM DataPower Proficiency with mainframe tools: TSO, File-Aid, Syncsort, Platinum, Abend-Aid, Mainview Familiarity with JCL utilities and version control systems such as ChangeMan. Understanding of performance tuning metrics: CPU usage, response time, network latency, etc. Proven experience working in Agile/SCRUM teams. Strong analytical thinking, collaboration, and communication skills. Good to Have Exposure to modern DevOps practices, GIT, or CI/CD pipelines. Master s degree or relevant professional certifications. Work on high-impact platforms powering the wealth management industry. Be part of a modernization journey transforming legacy infrastructure into future-ready systems. Collaborate with cross-functional, global teams in a fast-paced and inclusive environment. Grow within a company that values technical excellence, innovation, and continuous learning. Qualification : Masters degree or relevant professional certifications

Technical Project Manager Department: CoR Support Location: Bangalore About Acqueon: Acqueon is a leader in conversational engagement software, empowering customer-centric brands to proactively connect with consumers across voice, messaging, and email. Leveraging AI-driven technology, data platforms, and predictive models, we help over 200 global enterprises maximize every customer interaction improving sales, enhancing service, boosting collections, and fostering customer loyalty. At Acqueon, we re driven by a bold vision: to create friction-free, delightful, and referral-worthy customer experiences. Role Overview: We re seeking an experienced and dynamic Technical Project Manager to lead the successful deployment of Acqueon s solutions across enterprise clients. You will manage the full project lifecycle from discovery to go-live collaborating closely with cross-functional teams and ensuring timely, high-quality delivery of our customer engagement products. This role is remote-first but may occasionally require on-site visits to client locations. Key Responsibilities: Lead end-to-end management of Acqueon product implementation projects for enterprise clients. Guide and mentor a team of 2 4 implementation engineers through all project phases. Create, maintain, and monitor detailed project plans, identifying milestones, deliverables, dependencies, and timelines. Proactively identify, assess, and mitigate project risks and issues. Act as the primary liaison between the client, internal stakeholders, and technical teams. Drive internal and external communications, ensuring clarity and alignment at all project stages. Facilitate project status meetings, distribute meeting notes, and track action items. Build and maintain long-term client relationships, ensuring satisfaction post-deployment. Own the post-implementation relationship, advocating for the client and supporting ongoing success. Required Qualifications & Experience: 7+ years of experience managing complex technical projects, preferably in B2B SaaS or enterprise technology environments. Proven experience in client-facing roles, particularly in customer onboarding, implementation, or professional services. Ability to translate complex technical concepts into clear, actionable insights for stakeholders. Experience working with cross-functional, remote, and global teams including follow-the-sun support models. Familiarity with contact center technologies, CRM platforms, or communication APIs is a plus. Strong organizational and problem-solving skills, with a track record of on-time delivery. Excellent verbal and written communication skills; ability to communicate effectively with stakeholders at all levels. Hands-on experience with tools such as JIRA, Confluence, Trello, Asana, or MS Project. Preferred Experience: Experience working in growth-stage startups and scaling implementation/support functions. Background in managing Tier-1 support teams or technical escalations. Technical understanding of web-based applications, APIs, and enterprise software integration. Willingness to work in a 24/7 support model, including coordination with international clients and teams. Key Attributes for Success: Proactive and self-driven, with a get-it-done attitude. Able to multitask and prioritize in fast-paced environments. Passionate about customer success and delivering impactful outcomes. Adaptable leadership style and cultural awareness in working with global teams. Calm under pressure with a strong sense of ownership and accountability. If you're ready to make a significant impact in a high-growth, AI-driven environment and help shape the future of customer engagement, we d love to hear from you.

Position: RTL Design Engineer Location: Bangalore Education: Engineering Degree in Electronics & Communication (E&C) Experience: 3 to 6 years Job Overview We are seeking a skilled RTL Design Engineer to own the full lifecycle of FPGA design projects from understanding customer requirements to final delivery. You will define DSP, system, and board architecture, partition algorithms between FPGA and software, and lead design, simulation, and verification activities. This role requires hands-on expertise with FPGA technologies, strong problem-solving skills, and the ability to engage closely with customers and production teams. Key Responsibilities Interpret customer requirements, specifications, and tender documents to define system architecture. Take end-to-end ownership of projects including risk assessment, mitigation planning, schedule tracking, and customer discussions. Partition signal processing algorithms for FPGA and software implementation; identify key building blocks. Provide estimates for FPGA resources, computational and memory bandwidth needs. Develop detailed module-level designs including coding, simulation, and peer reviews. Apply design, verification, and validation methodologies rigorously. Prepare and maintain comprehensive project documentation, including design and analysis reports. Support customers during integration and testing phases on-site. Assist production teams with technical support. Define RTL architecture and perform HDL coding, simulation, implementation, board testing, and debugging. Professional Skills & Technical Expertise Proficient in VHDL coding; experience with Verilog or SystemVerilog is a plus. Expertise with Xilinx FPGA devices and associated synthesis and implementation tools. Strong experience in functional simulation and hardware logic design/debugging. Familiarity with FPGA synthesis and place & route (PAR) tools. Experience implementing DSP algorithms in FPGA environments, especially for Radar and Electronic Warfare applications. Skilled in modeling algorithms using MATLAB/Octave, generating test vectors, and data visualization. Working knowledge of interfacing with ADCs and DACs, and analyzing their performance. Good command of configuration and version control tools such as SVN. Excellent communication and presentation skills for technical discussions and customer interactions. What You ll Bring Strong analytical mindset and problem-solving abilities. Ability to work independently and manage multiple tasks effectively. Detail-oriented with a commitment to high-quality design and documentation. Collaborative attitude to work across teams and customer sites. Qualification : Engineering Degree in Electronics & Communication (E&C)

Job Title: Robotics Solution Engineer Location: Bengaluru Key Focus Areas: The ideal candidate will have experience and expertise in 40-60% of the following domains: Task Development: Breaking down complex robotic tasks (e.g., pick, orient, place) and designing efficient workflows. Simulation and Validation: Using advanced physics-based simulation tools to model and validate robotic systems and interactions. System Integration: Seamless integration of hardware, software, and sensors tailored to customer environments. Customer-Centric Solutions: Customizing robotic solutions to fit specific customer requirements and constraints. Foundational R&D and ML Development: Supporting research and machine learning algorithm development to enhance robotic perception, autonomy, and decision-making. Roles and Responsibilities: Physics-Based Simulation Development: Develop comprehensive physics-based models for robots, environments, and their interactions. Create and validate dynamic models involving rigid body dynamics, contact physics, material properties, and compliance, especially for multi-arm robotic systems. Build and maintain digital twins of physical robots and real-world environments. Algorithm Development & Implementation: Design, implement, and validate control and motion planning algorithms for multi-arm robots, focusing on manipulation and grasping. Optimize kinematics, dynamics, and force-based control strategies for real-time robotic applications. Support learning-based algorithm implementation for real-time perception and manipulation, including simulation-based testing and validation. Machine Learning Applications: Apply machine learning techniques to robotic perception and decision-making. Implement learning-based algorithms for perception and manipulation tasks. Testing, Validation & Optimization: Develop protocols to validate simulation accuracy by bridging virtual and real-world performance. Create automated test sequences and metrics for robust validation across various scenarios. Analyze simulation results to enhance system performance, safety, and reliability, suggesting design improvements. Collaboration & Cross-Functional Support: Work closely with controls engineers to validate and tune control systems in simulation. Collaborate with algorithm, software, and hardware teams to refine systems and resolve issues. Provide insights from simulation analyses to guide product improvements. Documentation & Reporting: Document simulation approaches, assumptions, and validation outcomes clearly. Prepare detailed reports on system performance, testing results, and optimization opportunities. Skills and Experience: Core Expertise: Advanced physics-based modeling and numerical simulation techniques. Deep understanding of robot kinematics, dynamics, and control theory. Experience with simulation validation and verification methodologies. Sensor modeling for cameras, force/torque sensors, etc. Motion planning algorithm knowledge. Familiarity with machine learning frameworks (PyTorch, TensorFlow) and real-time control implementation. Software & Tools: Experience with physics simulation platforms like NVIDIA Isaac Sim/Omniverse, CoppeliaSim, Mujoco, PyBullet, PhysX, Gazebo, or equivalents. Proficient in Python and C++ for scripting and automation tasks. Comfortable integrating CAD software and managing version control with Git. Engineering & Analysis: Skills in system dynamics modeling and error analysis. Developing test plans and performing root cause analysis. Conducting feasibility studies and model validation. Required Qualifications: Bachelor s or Master s degree in Robotics, Mechanical Engineering, or related fields. Minimum 3 years of professional experience in robotics engineering, with a focus on simulation and modeling. Strong foundation in robot kinematics, dynamics, and control systems. Proficient in Python and C++ programming. Experience with physics engines (PhysX, Bullet, PyBullet) and validating simulation results with real-world data. Preferred Qualifications: Master s or PhD in Robotics, Computer Science, or a related discipline. Hands-on experience with NVIDIA Isaac Sim/Omniverse or similar simulation platforms. Background in computer graphics, sensor modeling, and digital twin technologies. Qualification : Bachelors or Masters degree in Robotics, Mechanical Engineering, or related fields.

Senior Integration Developer Location: Bangalore, India Employment Type: Full-time, Permanent Job Description We are seeking a highly skilled Senior Healthcare Integration Developer to join our dynamic team. The ideal candidate will possess deep expertise in healthcare integration technologies, including DICOM and HL7, with a strong background in both front-end and back-end development. This individual should be passionate about delivering scalable, robust, and efficient software solutions used globally. You will be an integral part of our software development lifecycle, contributing to the design, development, and maintenance of healthcare integration products. The role will involve working closely with cross-functional teams and ensuring the highest standards of product excellence. Roles and Responsibilities Software Development: Contribute to the full software development lifecycle, building integration solutions tailored to our global healthcare customer base. Cross-functional Collaboration: Work closely with data scientists, product managers, UX/UI designers, and other teams to deliver seamless integration between front-end and back-end systems. API Development: Design and implement efficient APIs and interfaces, ensuring smooth interaction between various system components. Code Quality Assurance: Conduct thorough code reviews and participate in troubleshooting to maintain the integrity and excellence of the product. Performance Optimization: Focus on optimizing applications for speed, scalability, and responsiveness across multiple devices and platforms. Architectural Insights: Participate in architectural and design discussions, offering valuable insights and suggesting improvements for overall system optimization. Continuous Learning: Stay updated with emerging technologies and industry best practices, continuously enhancing development processes and methodologies. Agile Methodology: Actively contribute to agile/scrum processes, including sprint planning, estimation, and progress tracking. Lifecycle Enhancement: Champion and improve our development lifecycle by refining architectural and process standards, implementing source control practices, and enhancing automated testing and deployment pipelines. Skills and Expertise Educational Background: A Bachelor s degree in Technology (BTech) in Computer Science or a related field, or equivalent professional experience in a technical role. Experience: Minimum of 5 years of hands-on experience in full-stack development, with at least 3 years focused specifically on healthcare IT. Healthcare Integration Knowledge: Strong understanding of DICOM and DIMSE operations. Technical Skills: Proficient in Django ORM, Django REST framework, and a solid understanding of Django's class-based views. Experience with database technologies like PostgreSQL and Redis. Familiarity with CI/CD pipelines, Docker containerization, and AWS cloud services. Healthcare IT Expertise: A robust background in healthcare IT and integration solutions. Communication Skills: Strong verbal and written communication skills, with the ability to articulate complex technical concepts to non-technical stakeholders. Collaboration: Experience working in cross-functional teams, bridging the gap between technical and clinical staff to ensure seamless project execution. Integration Engine Knowledge: Experience with integration engines, such as Nextgen Mirth Connect, is highly desirable. This is an exciting opportunity to work at the forefront of healthcare technology, driving impactful change within the industry. You will be part of a fast-paced, innovative team that is committed to making a difference in the lives of patients worldwide. We offer competitive compensation, opportunities for professional growth, and a collaborative environment to nurture your skills and career. Qualification : A Bachelors degree in Technology (BTech) in Computer Science or a related field, or equivalent professional experience in a technical role.

Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. Experience in micro architecture and requirements/implementation for automotive designs (focused on functional safety) and their Safety Analysis work products like concept FMEDA, DFA, DFMEA, FTA, FMEDA, etc. including FuSa compliant IP development and third-party IP compliance/deliverables/DIA. Responsibilities shall include the following: Developing a system level safety concepts and requirements for ADAS and IVI use cases with customer implementations in mind and to integrate Qualcomm s hardware in leading Automotive OEM and Tier 1 safety critical systems. Work in collaboration with 3rd party, Customer, and Automotive Stack suppliers, Hardware component suppliers (PMIC, DRAM, Sensor, etc) to ensure all aligned customer system level requirements are met Work with IP and SoC teams on the implementation of Technical Safety Concepts (TSCs) on Qualcomm s Snapdragon automotive hardware. Work with various technology teams on architectural features that would enable targeted safety levels (ASIL B to ASIL D, depending upon the technology team and system level requirements) to meet customer targets Conducting safety analyses, both quantitative and qualitative, fault campaigns on automotive hardware designs and identify areas of improvement. Responsibilities will include leading functional safety related activities for SoC development and ensure ISO 26262 compliance with respect to SoC architecture, development processes and work products. Work closely with SoC Design and IP teams, Software team, Quality teams, the functional safety manager(s) as well as customers to ensure the functional safety process is executed and documented. Working with vendors and partners to ensure functional safety requirements are fulfilled by the components that they provide Work with internal and external functional safety assessors to ensure compliance with ISO 26262 Create functional safety collateral for customers viz. Functional Safety Manual, Safety Analyses Reports, dedicated application notes etc. Supporting customer assessments of our safety features and recommending HW and SW based solutions that meet overall system targets. Working closely with customers and supporting them on various functional safety related aspects Minimum Qualifications Bachelor s degree in engineering, Information Systems, Computer Science, or related field. 8+ years Systems Engineering, SoC Integration, Verification, or related work experience. Collaborative work experience with good communication skills involving customers, vendors, and internal development teams. Structured problem-solving capability and ability to work with teams on root cause analyses. Preferred Qualifications 5+ years Automotive experience and familiarity with Safety work products, experience with Functional Safety Hardware and/or Software development in semiconductor industry meeting IS0 26262/ IEC 61508 standards. Prior automotive experience in ADAS and self-driving systems preferred. System level Functional safety analysis experience on Hardware/Software components integration preferred SoC/IP integration or verification with good understanding of SoC Architecture and IP design experience preferred Requirements Management Tools and establishing traceability for functional safety requirements e.g. DOORS, etc. Familiarity with Failure Modes and Effect Analysis (FMEA) and Fault Tree Analysis (FTA) is required experience using tools to perform FMEA, FTA preferred Familiarity with hardware failure rate calculation (FMEDA) experience using Siemens 29500 and/or IEC 62380 preferred Relevant Safety Certification is desired e.g. CFSE, CFSP Qualification : Bachelors degree in engineering, Information Systems, Computer Science, or related field.

About the Job: Join a diverse team at Google dedicated to pushing boundaries and developing custom silicon solutions that power the future of Google s direct-to-consumer products. You will play a crucial role in shaping the next generation of hardware experiences that deliver unparalleled performance, efficiency, and integration across the globe. At Google, we combine the best of AI, software, and hardware to create innovative products that are loved by millions worldwide. Our mission is to organize the world s information and make it universally accessible and useful, and we aim to improve lives through cutting-edge technology. As a Senior Digital Design Verification Engineer, your expertise will contribute to the development of highly complex SoCs (System on Chips) and custom silicon solutions, ensuring they meet Google s high standards for performance and reliability. Responsibilities: Verification Planning & Design: Plan the verification of digital design blocks at the Sub-System level. Work closely with design engineers to fully understand the design specifications and identify important verification scenarios. Verification Environments: Create and enhance constrained-random verification environments using SystemVerilog and UVM (Universal Verification Methodology). You will also leverage formal verification tools and techniques, including SVA (SystemVerilog Assertions), for design validation. Debugging & Collaboration: Work closely with design engineers to debug and identify functional issues in design blocks, ensuring the delivery of functionally correct designs. Cross-functional Collaboration: Collaborate with architecture, design teams, software teams, and other stakeholders to define and execute the overall verification strategy for SoCs. Verification Ownership: Take ownership of functional verification for intellectual property (IP), serving as the primary point of contact for cross-functional teams to resolve issues and ensure a smooth integration process. Quality Assurance: Drive and contribute to the quality assurance process to ensure a high standard of verification and successful delivery of designs. Minimum Qualifications: Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field (or equivalent practical experience). 8 years of experience working with verification methodologies and languages such as UVM and SystemVerilog. Proven experience in developing and maintaining verification testbenches, test cases, and environments. Preferred Qualifications: Master s Degree in Electrical Engineering, Computer Science, or a related field (or equivalent practical experience). Experience with low power verification, debugging, Gate Level Simulation (GLS), and formal verification techniques. Track record in successfully leading design verification for IPs, delivering them to multiple SoCs. Proven experience in driving cross-functional teams to ensure quality tape-outs and navigating dependencies with various stakeholders. Strong expertise in driving or owning sub-system level verification and managing all associated complexities. Innovation at Scale: Contribute to building revolutionary hardware and software products used by millions of people across the world. Growth & Learning: Collaborate with world-class engineers and learn from experts in the field. Cutting-edge Technology: Work at the intersection of AI, software, and hardware to shape the future of computing. If you re passionate about digital design verification and eager to contribute to cutting-edge silicon solutions, we d love to hear from you. Join Google s mission to make people s lives better through technology! Google is an equal opportunity employer.

Job Title: DevOps Engineer Group: ADAS/AD Business Unit: CARIAD Business Unit India Location: Whitefield, Bangalore Experience: 4 to 7 years About CARIAD (Car, I Am Digital) CARIAD is an automotive software company that integrates the Volkswagen Group's software competencies and drives further innovations, aiming to bring cutting-edge technology to the automotive industry. Our mission includes developing a unified software platform with a vehicle operating system, cloud solutions, and a new architecture that spans all brands of the Volkswagen Group. CARIAD India operates under a licensing agreement with CARIAD SE, based in Germany. This is an opportunity to help transform automotive mobility while innovating in one of the most exciting tech fields globally. At CARIAD India, you ll join a skilled team of 360 experts, working on next-generation automotive technologies alongside over 6,000 global CARIDIANs. Job Description We are seeking a DevOps Engineer to work on building and maintaining the infrastructure and automation needed to support software development and deployment for automotive systems. This role will focus on CI/CD pipelines, build automation, containerization, and scripting to optimize development workflows and ensure the seamless delivery of high-quality software. You will work within an agile environment and collaborate closely with development teams to streamline integration and deployment tasks. Key Responsibilities: CI/CD and Jenkins: Set up and manage continuous integration and continuous delivery pipelines using Jenkins, ensuring smooth and automated build, test, and deployment processes. Build Automation: Work on automating the software build process, integrating tools like CMake, Make, and CONAN to ensure efficient software compilation and packaging. Scripting: Utilize scripting languages such as Python, Shell, or Batch to automate tasks, integrate systems, and support the build and deployment processes. Containerization: Work with Docker and other containerization technologies to create and manage development and production environments. Version Control: Manage and integrate software using version control systems like GIT and SVN. Compiler Knowledge: (Optional) Experience with GCC or other compilers like GreenHills, Cosmic, or IAR for embedded systems. Agile Methodology: Collaborate with agile teams to implement solutions in iterative sprints and continuously improve development processes. Required Skills and Experience: Jenkins Expertise: Proficiency in Jenkins, including knowledge of Jenkins scripting with Groovy for building automated workflows. CI/CD Knowledge: Solid understanding of CI/CD principles, including pipeline creation, configuration, and management. Automation and Build Tools: Experience with build tools such as CMake, Make, and CONAN for automating the software build and packaging process. Containerization: Familiarity with containerization platforms such as Docker to manage development and production environments. Scripting Skills: Proficiency in scripting languages such as Python, Shell, or Batch to automate and streamline tasks. Version Control: Experience working with version control tools like GIT or SVN. Compiler Knowledge: (Optional) Familiarity with GCC or embedded compilers such as GreenHills, Cosmic, or IAR. Agile Experience: Experience working in agile development environments, adapting quickly to changes and collaborating in iterative cycles. Good to Have: Knowledge of working with software integration tools and debugging platforms. Experience with automated testing frameworks and tools. Familiarity with infrastructure-as-code (IaC) tools like Terraform or Ansible. Innovative Environment: Be part of a global initiative to revolutionize automotive mobility and work on cutting-edge technologies. Career Development: Engage in a dynamic environment where you can continue to grow, innovate, and contribute to industry-leading projects. Collaborative Culture: Join a team of like-minded experts who work together to build the future of automotive software. About CARIAD India: At CARIAD India, you ll find a team of passionate engineers working on the latest technologies and contributing to the digital transformation of the automotive industry. You ll have opportunities to grow your career in an environment that values innovation, collaboration, and continuous learning.

CPU Performance Engineer Company Arm Location Bengaluru Job Overview At Arm, we are building the Future of Computing. Achieving generational performance gains requires deep understanding of the core, microarchitecture, system-level details, and the workloads that run on them. We are seeking a highly motivated and skilled engineer to drive analysis, characterization, and deep understanding of complex infrastructure workloads. This is a versatile and high-visibility role requiring collaboration with global teams including hardware architects, software engineers, and toolchain experts. Your work will help shape the next-generation CPU microarchitecture through comprehensive workload performance analysis. Responsibilities Perform performance analysis and characterization of complex infrastructure workloads to identify software and microarchitectural improvements for next-generation processors/systems. Analyze CPU performance, power, and cost while identifying key technology challenges and opportunities for innovation. Collaborate with Arm architects to develop technologies that contribute to maintaining a best-in-class compute systems roadmap. Develop expertise in the competitive landscape and emerging technologies in areas such as infrastructure, computer vision, and machine learning. Required Skills and Experience Strong knowledge and experience in CPU architecture and microarchitecture, gained through development, research, or performance analysis/modeling/design. Ability to break down workload performance into insights spanning software (applications, toolchain, libraries) and CPU/system microarchitecture. Proven ability to work effectively both independently and as part of geographically distributed teams across multiple functional groups. Innovative mindset with a strong drive to explore new approaches, influence stakeholders through detailed investigation, and solve challenging technical problems. Bachelor s or Master s degree in Computer Science, Engineering, or a related field, with at least 10 years of experience in CPU or SoC performance analysis. Nice-To-Have Skills and Experience Experience in CPU performance analysis and/or modeling. Background in workload analysis, characterization, and/or optimization of open-source software. Understanding of CPU infrastructure architectures and system-level constraints. Hands-on experience with advanced CPU techniques such as branch prediction and prefetching. Comfort working with emerging technologies and staying current with research advancements. Track record of influencing product roadmaps and delivering innovative solutions through prototypes and empirical analysis. What Arm Offers Arm provides an exceptional collaborative environment, offering exciting challenges and career growth opportunities. If you are interested but feel you don t meet every requirement, we encourage you to apply we value diverse skills and innovative thinking! #LI-KR2 Qualification : Bachelors or Masters degree in Computer Science, Engineering, or a related field, with at least 10 years of experience in CPU or SoC performance analysis.

Job Title: Pre-Silicon Validation Engineer SoC/IP Job Description: Join the Devices Development Group (DDG), one of Intel s premier System-on-Chip (SoC) design teams, driving innovation in future Intel SoCs and IPs. As a Pre-Silicon Validation Engineer, you will be part of a dynamic team responsible for ensuring the functionality, performance, and reliability of Intel s cutting-edge designs. Key Responsibilities: Validate IP blocks or features at the SoC level, ensuring compliance with design specifications. Develop validation plans and test strategies based on architectural specifications, RTL code, and existing test methodologies. Analyze microarchitecture and debug failures to identify root causes and improve design quality. Develop and utilize various debugging and validation tools to implement validation plans effectively. Participate in silicon debugging, identifying issues and enhancing testing methodologies for future RTL models. Collaborate with IP providers and internal customers to define, develop, and deliver essential infrastructure while addressing issues identified during execution. Qualifications & Requirements: Educational Qualifications: Bachelor s (B.Tech/BS) degree in Computer Science, Computer Engineering, or Electrical Engineering with 5+ years of experience, OR Master s (M.Tech/MS) degree in Computer Science, Computer Engineering, or Electrical Engineering with 3+ years of experience. Technical Skills & Experience: Minimum 2 years of experience in IP or SoC development, verification, or integration using SystemVerilog and UVM (Universal Verification Methodology). Minimum 2 years of experience in writing validation plans and developing software to execute those plans. Minimum 2 years of experience with object-oriented programming languages. Minimum 2 years of experience working with SystemVerilog and UVM. Minimum 1 year of experience with UNIX/Linux environments. Exposure to Graphics Verification and/or Security Verification is a plus. Preferred Qualifications: Minimum 1 year of experience with computer architecture. Minimum 2 years of experience in validation or testing, particularly in silicon design teams. About the Client Computing Group (CCG): The Client Computing Group (CCG) is at the forefront of Intel s PC product and platform development, spanning notebooks, desktops, 2-in-1s, and all-in-one devices. Through strategic partnerships across the industry, CCG delivers innovative computing experiences that empower users to create, connect, and collaborate. As Intel s largest business unit, CCG drives innovation, scalability, and IP development, helping the company fulfill its mission of enriching lives through technology. Intel s Commitment to Diversity & Inclusion: Intel is an equal opportunity employer, providing fair consideration to all applicants regardless of race, color, religion, gender, sexual orientation, gender identity, national origin, disability, veteran status, or any other protected characteristic under local law. Intel offers a highly competitive total compensation package, which includes: Competitive salary, stock options, and performance-based bonuses. Comprehensive healthcare, retirement plans, and paid time off. Professional development opportunities to support career growth.

Job Title: Power Optimization & Performance Engineer Windows Platforms Job Description: Intel is seeking a Power Optimization & Performance Engineer to drive power efficiency and responsiveness enhancements across Windows platforms. The role involves deep analysis of software workloads, power-performance tuning, and debugging complex system-level issues to optimize Intel s laptop and desktop platforms. The engineer will work closely with platform architects and cross-functional teams to define power-performance metrics, develop battery life improvement strategies, and drive forward-looking technology readiness initiatives. Key Responsibilities: Power & Performance Analysis: Perform in-depth analysis of software flows at the trace, thread, and process ID levels to identify power optimization opportunities and performance bottlenecks. Platform Power Optimization: Leverage state-of-the-art analysis tools to identify and resolve battery life and performance issues in domains such as Graphics, Multimedia, Display, Imaging, and CPU. Technical Leadership & Troubleshooting: Diagnose complex system-level power and performance issues, demonstrating strong debugging expertise in Windows-based Intel platforms. Cross-Team Collaboration: Work with platform architects and engineers to define power-performance metrics, optimize power delivery across SoC components, and influence next-generation platform architectures. Windows OS & Driver Optimization: Identify and drive power savings features or performance tuning opportunities into current and next-gen Intel platforms. Collaborate with OS and driver teams for power-aware enhancements. Future Technology Readiness: Analyze expected vs. actual platform behavior, propose forward-looking enhancements, and influence SoC and Windows OS architectures. Qualifications & Experience: Educational Requirements: B.Tech/M.Tech in Electronics or Computer Engineering or related fields. Technical Expertise: Embedded Systems & Software Development: Experience in software/firmware development, integration, or validation. Platform Power Management: Understanding of CPU/SoC architecture, power delivery, sensors, memory, storage, display, multimedia, and imaging subsystems. OS & System Debugging: Strong grasp of Windows OS fundamentals, system-level debugging, and exposure to firmware & device drivers. Windows Debug Tools: Experience with Windows Driver Debugging and Windows Debug tools (preferred). Power & Performance Optimization: Hands-on experience with power-performance measurement, analysis, and benchmarking. Analytical & Problem-Solving Skills: Ability to troubleshoot complex system issues and propose efficient power-saving techniques. Excellent Communication & Collaboration: Strong ability to interact across teams and drive technical discussions. About Intel s Client Computing Group (CCG): The Client Computing Group (CCG) drives Intel s PC business strategy and product development, spanning notebooks, desktops, 2-in-1s, and all-in-ones. As Intel s largest business unit, CCG is dedicated to enhancing PC experiences, fostering innovation, and delivering market-leading computing solutions. Intel s Commitment to Diversity & Inclusion: Intel is an equal opportunity employer that values diversity and welcomes applications from all qualified candidates, regardless of gender, nationality, disability, or other protected status. Intel offers a highly competitive compensation and benefits package, including: Competitive salary, stock options, and performance-based bonuses. Comprehensive health, retirement, and vacation benefits. Access to cutting-edge technology and career growth opportunities. Qualification : B.Tech/M.Tech in Electronics or Computer Engineering or related fields.

NVIDIA is seeking a passionate, highly motivated, and creative ASIC Design Engineer to design and implement PCI Express controllers for the world s leading SoCs and GPUs. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of exceptional people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. The GPU started out as an engine for simulating human imagination, conjuring up the amazing virtual worlds of video games and Hollywood films. Today, NVIDIA s GPU simulates human intelligence, running deep learning algorithms and acting as the brain of computers, robots, and self-driving cars that can perceive and understand the world. NVIDIA is increasingly known as the AI computing company. What you ll be doing: Own the micro-architecture and RTL development of design modules for PCI Express Controllers. Micro-architect features to meet performance, power and area requirements. Work with HW and system architects to define critical features. Help verification teams to verify the correctness of implemented features. Collaborate with timing, VLSI and Physical design teams to ensure design meets timing, interface requirements and is routable. Enable FPGA and software teams to prototype the design and ensure that software is tested. Work on post-silicon verification and debug. What we need to see: BS / MS or equivalent experience. 3+ years of design experience. Experience in micro-architecture and RTL design of complex units. Exposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, Verdi). Deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug. Expertise in Verilog. Ways to stand out from the crowd: Design experience in High Speed IO controllers like PCI Express. Good knowledge of PCI Express Protocol - Gen 3 and above. Good debugging and problem solving skills. Scripting knowledge (Python/Perl/shell). Good interpersonal skills and ability & desire to work as a teammate. NVIDIA is widely considered to be one of the technology world s most desirable employers. We have some of the most brilliant and talented people in the world working for us. If you are creative, autonomous and love a challenge, we want to hear from you. We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status. #LI-Hybrid Qualification : BS / MS or equivalent experience.

Meet the Team Join the Cisco Silicon One team in shaping the future of networking with a unified silicon architecture designed for web-scale and service provider networks. Cisco s silicon team offers a unique experience for ASIC engineers by combining the extensive resources of a large, multi-geography organization with the dynamic startup culture and growth opportunities typically found in a smaller team. Enjoy the benefits of a large campus that includes on-site amenities such as a gym, healthcare, caf , social interest groups, and philanthropy initiatives, all while working in a collaborative and innovative environment. Your Impact Write detailed micro-architecture specifications and actively participate in design reviews. Implement Verilog RTL to meet stringent timing, performance, and power requirements. Contribute to full-chip integration and collaborate on timing methodology and analysis. Develop and analyze functional coverage to ensure quality and completeness. Help define, evolve, and support our design methodology to maintain high standards. Collaborate with the verification team to address design bugs and improve code coverage. Work closely with the physical design team to resolve design timing and place-and-route issues. Perform triage, debugging, and root cause analysis for simulation, software bring-up, and customer failures. Conduct diagnostic and post-silicon validation tests in the lab to ensure product readiness. Minimum Qualifications: Bachelor s or Master s degree in Electrical or Computer Engineering with 7+ years of experience in ASIC design. Expertise in Verilog or System Verilog programming. Experience with simulation, synthesis, static timing constraints, and related tools (e.g., VCS, DC, PrimeTime). Solid understanding of debugging and verification methodologies. Preferred Qualifications: Understanding of networking technologies and concepts. Scripting experience with Python, Perl, TCL, or shell programming. Familiarity with formal verification tools. Experience with emulation techniques. #WeAreCisco At Cisco, every individual brings their unique skills and perspectives together to pursue our mission of powering an inclusive future for all. Our employees' passion for connection drives our culture of diversity, learning, and growth. With a focus on unlocking potential, Cisconians often experience one company, many careers, where learning and development are encouraged and supported at every stage of their career. Our technology, tools, and culture pioneered hybrid work trends, allowing every individual to perform at their best and be their authentic self. One-third of Cisconians participate in our 30 employee resource organizations, called Inclusive Communities, which foster belonging, allyship, and social impact. Cisco also provides 80 hours of paid volunteer time off each year, and nearly 86% of employees take part in giving back to the causes they care about. At the heart of Cisco s success is our people, driving us to be the worldwide leader in technology that powers the internet. We are committed to helping our customers reimagine their applications, secure their enterprises, transform their infrastructures, and achieve their sustainability goals. Join us and be a part of a forward-thinking company dedicated to creating a more inclusive future for all. Qualification : Bachelors or Masters degree in Electrical or Computer Engineering with 7+ years of experience in ASIC design.

Job Overview Qualcomm is a leading technology innovator, pushing the boundaries of what's possible to enable next-generation experiences and drive digital transformation. As a Hardware Engineer at Qualcomm, you will be responsible for planning, designing, optimizing, verifying, and testing electronic systems, circuits, mechanical systems, and various systems like Digital/Analog/RF/optical systems, FPGA, and DSP systems. You will collaborate with cross-functional teams to develop world-class products that meet performance requirements. Key Responsibilities Front-End Implementation: Develop and implement MSIP designs, including Temp/Voltage/Security Sensors and Controllers. RTL Development: Design, validate, and ensure the proper functioning of RTL for linting, clock-domain crossing, conformal low power, and DFT (Design for Test) rules. Verification: Work with the functional verification team to create test plans, debug issues, and ensure that all designs meet the required specifications. Timing Constraints: Develop timing constraints, deliver synthesized netlists to the physical design team, and provide support for Physical Design STA (Static Timing Analysis). Low Power Checks: Write UPF (Unified Power Format), perform power-aware equivalence checks, and ensure compliance with low-power design standards. DFT Insertion & Analysis: Perform DFT insertion and ATPG (Automatic Test Pattern Generation) analysis for optimal SAF (Scan Acceptance Fault) and TDF (Transition Delay Fault) coverage. SoC Integration Support: Provide support for SoC integration and pre/post-silicon debugging at the chip level. Minimum Qualifications Education: Bachelor s degree in Computer Science, Electrical/Electronics Engineering, or a related field with 3+ years of relevant experience, or Master s degree in Computer Science, Electrical/Electronics Engineering, or a related field with 2+ years of relevant experience, or PhD in Computer Science, Electrical/Electronics Engineering, or a related field. Skills & Experience Educational Background: MTech/BTech in EE/CS with 3+ years of hardware engineering experience. Technical Experience: Expertise in micro-architecture development, RTL design, front-end flows (Lint, CDC, low-power checks, etc.), synthesis/DFT/FV/STA. Experience with post-silicon bring-up and debugging is a plus. Collaboration: Ability to work effectively with teams across the globe and possess strong communication skills. Qualification : MTech/BTech in EE/CS with 3+ years of hardware engineering experience.

Job Overview As a Tools Support & Infrastructure Engineer at Qualcomm, you'll play a vital role in supporting and enhancing the design flows and infrastructure for Qualcomm's Digital Signal Processing (DSP) team. The DSP design team delivers high-performance DSP cores that are integral to Qualcomm's multi-tier SoC roadmap, particularly for mobile applications. This position involves managing DSP design databases, developing automation tools to streamline the verification process, and collaborating with global teams to optimize design efficiency and quality. Key Responsibilities Manage DSP Design Database: Oversee the DSP design database, supporting design and verification teams with infrastructure needs. Build Automation: Create new automation tools to enhance the productivity of design verification teams, making it easier to debug simulation failures. Collaborate with Global Teams: Work with Qualcomm s global DSP design teams (architecture, implementation, post-silicon, and back-end teams) to enhance DSP IP infrastructure. Improve Tool Methodologies: Design and deploy new tool methodologies to continuously improve the quality, efficiency, and effectiveness of design and verification processes. Support Design Flows: Contribute to and improve design flows, ensuring the seamless integration of tools and resources used by design teams. Minimum Qualifications Educational Requirements: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, or related field with 6+ years of relevant work experience, or Master's degree in Computer Science, Electrical/Electronics Engineering, or related field with 5+ years of relevant work experience, or PhD in Computer Science, Electrical/Electronics Engineering, or related field with 4+ years of relevant work experience. Skills & Experience Programming & Tools Support: 3-10 years of experience in programming, database management, and providing tools support for complex DSP IP designs. Automation Expertise: Extensive experience in building automation tools that improve design and verification processes. Programming Languages: Expertise in C++ and Java. Scripting & Automation: Proficiency with scripting languages and tools such as Perl, Python, Shell, Makefiles, and TCI. Analytical Skills: Strong analytic, programming, and debugging abilities. Object-Oriented Programming (OOP): Deep understanding of OOP concepts. Web Programming: Familiarity with Java for web programming is a plus. Unix Environment: Solid understanding of the Unix environment. Digital Design Flows: Knowledge of digital design flows is a plus. Communication: Excellent interpersonal and communication skills, with the ability to work collaboratively with global teams.

General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Additional Job Description Additional Job Description Exciting opportunity to work on Digital Flows/Methodologies architecture and development in energetic multi-site CAD team at Qualcomm. Our team support Simulation, Emulation, Formal Verification and Post Silicon domains providing ample opportunities to grow and contribute. Responsibilities Design, develop, and maintain CAD infrastructure for silicon design teams enabling bringup, test and debug automations. Collaborate with silicon designers, architects, silicon validation engineer, and other stakeholders to to improve future CPU bringups Define and implement new infrastructure capabilities that can be used to accelerate design utilizing multi-site datacenters. Prepare for CPU bring up through pre-work on emulation and FPGA platforms Work with CPU verification teams to reproduce silicon fails on emulators and FPGAs Troubleshoot and resolve issues related to CAD infrastructure, including hardware and software problems Support design engineers on the flow setup and resolve their queries Develop test contents and testing strategies to assist validation of CPU on silicon Qualifications Must have strong object-oriented programming abilities in Python. Must have knowledge and experience with silicon bringup and debugging Must have worked on Digital flows/methodologies development in the Emulation, pre-silicon and/or post-silicon. Familiarity with firmware and software debug, Silicon bring up and validation of CPU features. MS/BS in Electrical/Computer Engineering with 10+ years of demonstrated experience in CAD or EDA tools flows architecture, development, and support. Ability to document design methodologies & provide training on tools and workflows to design teams Strong skills in debugging and analyzing techniques to understand existing scripts/flows; Ability to work independently and explore new domains Proven track record of pushing Prior experience debugging vendor tool problems Strong written and verbal interpersonal skills and track record of success in a collaborative team environment

Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience. 3 years of experience in RTL coding using Verilog or Systemverilog language. Experience in STA closure, DV test-plan review, and coverage analysis of the sub-system and chip level verification. Preferred qualifications: Master's degree in Electrical Engineering, Computer Science, or a related field. Knowledge in one or more of these areas: Process Cores, Interconnects, Debug and Trace, Security, Interrupts, Clocks/Reset, Power/Voltage Domains, Pin-muxing. About the job Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology. Responsibilities Define the microarchitecture of Subsystems or SoCs and work with the team to deliver a quality, schedule compliant design. Perform RTL coding for Subsystems/SoC integration, function/performance simulation debug, Lint/CDC/FV/UPF checks. Work closely with the cross-functional team of Architecture, Verification, Design for Test, Physical Design, and Software teams to make design decisions. Define the block level design document such as interface protocol, block diagram, transaction flow, pipeline, etc. Qualification : Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.

Minimum Qualifications: Bachelor s degree in Electrical/Electronics Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. At least 5 years of experience in software development, specifically within consumer electronics or embedded systems. A minimum of 3 years of experience in leading ASIC architecture decisions from a software perspective. Proficiency with Linux kernel, bootloaders, SoC, low-power management frameworks, or performance analysis. Preferred Qualifications: Master s degree or PhD in Electrical/Electronics Engineering, Computer Engineering, Computer Science, or a related discipline. 10 years of experience in software design and development, particularly with software layers in ASIC (e.g., boot processes, drivers, embedded firmware, libraries, and APIs for applications). Familiarity with Android OS or similar platforms, especially in power management. Strong understanding of hardware-software interactions across various hardware blocks, including CPUs and accelerators. About the Role: Join a dynamic, diverse team that is pioneering the development of custom silicon solutions powering the future of Google's direct-to-consumer products. As part of the team, you will contribute to groundbreaking innovations in products used by millions globally, shaping the next generation of hardware experiences for optimal performance, efficiency, and integration. As the ASIC Platform Software Architect, you will be instrumental in translating software product requirements and use cases into specific hardware blocks or sub-systems. In this role, you will define the direction of the software team, guiding them in the face of complex constraints. You will work closely with hardware architects to define system architectures for hardware blocks and collaborate with the implementation team to outline solutions. You ll also help influence design decisions to ensure software requirements are met, negotiating hardware/software trade-offs for optimal results. Google's mission is to organize the world s information and make it universally accessible and useful. Our Devices & Services team integrates the best of Google AI, software, and hardware to create transformative user experiences. We focus on researching, designing, and developing new technologies and hardware to make user interaction with computing faster, more seamless, and more powerful. Whether we re innovating on form factors, advancing sensors, or redefining interaction methods, the Devices & Services team is dedicated to improving people's lives through technology. Responsibilities: Collaborate with stakeholders to identify user experience needs and map them to hardware and software solutions. Design architectures and software interfaces that empower developers to leverage hardware accelerators and other intellectual property (IP). Analyze hardware component interactions, troubleshoot issues, propose trade-off solutions, and drive to resolution. Contribute to the design and improvement of hardware from one generation to the next, applying insights from past productization efforts and reducing technical debt.

Engineer will be working on Embedded Firmware which involves feature development, integration, and bug fixing and maintenance. Experience in embedded architecture, external interfaces, product constraints, along with ability to develop architectures/features that meet these constraints while providing new value for the platform. Strong Experience in C\C++ Strong Experience in embedded Systems Strong Experience in RTOS System level design Experience in low level programming in ARM or ARC architecture Experience in debugging Embedded system software with Innovative techniques Experience in capturing and debugging based on HW Signals. Experience in Requirement understanding and designing solution with good presentation skills.Add-on:- Experience in USB Protocol- Experience in PCI System flows- Experience in Bluetooth Controller / Host protocols( BR\EDR) and Bluetooth Low Energy- Exposure to Python scripting.- Agile and scrum practices Qualifications Bachelor's or Master s degree in computer science, Electronics and communication Engineering or a related field with 4 years of experience. Proven experience in Embedded system software / Firmware development in RTOS environment with strong system knowledge in understanding the requirements and making the design, development and deployment in embedded products. Solid understanding of software development life cycle (SDLC) and Agile methodologies. Excellent problem-solving skills and attention to detail. Strong written and verbal communication skills. Experience in maintaining and managing codebases, ensuring high standards of code quality. Inside this Business Group The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones. Working with our partners across the industry, we intend to deliver purposeful computing experiences that unlock people's potential - allowing each person use our products to focus, create and connect in ways that matter most to them. As the largest business unit at Intel, CCG is investing more heavily in the PC, ramping its capabilities even more aggressively, and designing the PC experience even more deliberately, including delivering a predictable cadence of leadership products. As a result, we are able to fuel innovation across Intel, providing an important source of IP and scale, as well as help the company deliver on its purpose of enriching the lives of every person on earth. Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Qualification : Bachelor's or Masters degree in computer science, Electronics and communication Engineering or a related field with 4 years of experience.