Senior Dft Engineer Job in Truechip

Senior Dft Engineer

Apply Now
Job Summary

The candidate is expected to have worked on :

  • Scan insertion and DRC cleanup
  • Pattern generation for Stuck-At, delay test, iddq, path delay and fault grading.
  • Memory testing. Should also know the algorithms. Should also have knowledge about diagnostics.
  • JTAG or P1500 or other interface mechanism

Desirable competencies
The candidate is expected to have exposure to :

  • Compression tools is highly desirable
  • LBIST, mixed-signal testing, logic equivalence
  • Writing testbenches and should be capable of writing RTL code for DFT blocks as and when required.
  • Bridge fault detection is desirable
  • ATE experience is an added advantage

Qualification :
BE/ BTech (Electronics/ Electrical/ Electronics and Communication) MS or MTech would be preferred
Experience Required :

3 to 7 Years

Vacancy :

10+ Hires

Apply Now
Similar Jobs for you

See more recommended jobs

Your 4 Step Guide to Career Success

Apply for jobs
Create Profile
Schedule Interview
Get Hired